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ABSTRACT
In the near future, we will be surrounded by intelligent devices that transform
the way we interact with the world. These devices need to acquire and pro-
cess data to derive actions and interpretations in order to automate/monitor
many tasks without human intervention. Such tasks require the implemen-
tation of complex machine learning algorithms on these devices. Deep neural
networks (DNNs) have evolved into the state-of-the-art approach for machine
learning tasks. However, realizing computationally intensive machine learn-
ing (ML) algorithms such as DNNs under stringent constraints on energy,
latency, and form-factor is a formidable challenge.
In conventional von Neumann architectures, the energy and latency cost of
realizing ML algorithms is dominated by memory accesses. To address this
issue, the deep in-memory architecture (DIMA) was proposed, which embeds
mixed-signal computation as an integral part of the memory read cycle. Deep
in-memory architectures have shown up to 100× gains in energy-delay prod-
uct (EDP) over conventional digital von Neumann architectures. However,
the use of mixed-signal computation makes in-memory architectures sus-
ceptible to variations and other circuit non-idealities. Therefore in-memory
architectures, when implementing ML tasks, exhibit a fundamental trade-off
between system-level energy, latency, and accuracy.
Our research focuses on developing cross-layer methods to optimize the
system-level energy-latency-accuracy of in-memory architectures for ML ap-
plications. First, an automated quantization framework is presented to mini-
mize the precision requirements of DNNs. This framework allocates precision
at kernel-level granularity via an iterative greedy process and demonstrates
up to 1.2×-1.3× lower precision requirements compared to the state-of-the-
art methods on compact networks such as MobileNet-V1.
Next, a compositional framework is proposed that can be used to relate
the energy consumption and SNR of in-memory architectures to the various
ii
circuit, architectural, and algorithmic parameters. Analysis using this frame-
work will allow us to design in-memory architecture to meet the application-
level precision requirements.
The energy efficiency of DIMA can also be enhanced by the use of compen-
sation techniques to enable a low-SNR operation without any loss in system-
level accuracy. The use of stochastic gradient descent (SGD) based on-chip
learning to compensate for the impact of chip-specific process variations is
studied. The benefits of on-chip learning are demonstrated on a 65 nm pro-
totype integrated circuit (IC) that shows a 2.4× reduction in energy over
DIMA operating with off-chip trained weights. When compared to conven-
tional digital architectures, this IC demonstrates up to 100× improvement
in energy-delay product (EDP).
In-memory architectures using beyond-CMOS technologies such as STT-
MRAM and ReRAM crossbars have become popular due to their advan-
tages in terms of density and scalability. However, such resistive cross-
bars suffer from inaccurate writes due to device variability and cycle-to-
cycle (CTC) variations. We present the Single-Write In-memory Program-
vErify (SWIPE) method to achieve high-accuracy writes for crossbar-based
in-memory architectures at 5×-to-10× lower cost than standard program-
verify methods. SWIPE leverages the bit-sliced attribute of crossbar-based
in-memory architectures and the statistics of conductance variations to com-
pensate for device non-idealities.
Extending in-memory computing to storage-class technologies such as NAND
flash can be challenging due to stringent density constraints, large capaci-
tances, and low mobility transistors. DIMA for NAND flash memories is
introduced, where 8×-to-23× reduction in energy and 9×-to-15× improve-
ment in throughput over the conventional NAND flash systems are achieved.
We demonstrate that cross-layer methods are effective in enhancing the sys-
tem energy, latency, and accuracy of ML systems realized via in-memory
architectures.
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To my late grandfather Sri Gonugondla Bandeppa.
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Applications of machine learning algorithms in a variety of fields are being
explored today. Machine learning has enabled computers to perform better
than their human counterparts in numerous tasks such as image recognition
and image segmentation, as well as in complex games such as GO [1]. On
the other hand, advances in wireless technology coupled with continuous
CMOS scaling over the past decade have enabled a plethora of portable
interconnected devices forming the “Internet-of-Things” (IoT).
The deployment of machine learning algorithms on these Edge devices
will have a broad social and economic impact, e.g., in the areas of public
health [2], public policy [3], combating climate change [4, 5], and others (see
Fig. 1.1). For many of these applications, Edge devices need to acquire and
process data to derive actions and interpretations in real-time. These require-
ments of portability and real-time response impose constraints on resources
such as latency, throughput, and energy of these devices. Furthermore, the
ever-increasing complexity of machine learning algorithms adds to these con-
straints. Realizing machine learning algorithms on computational platforms
such as CPUs and GPUs incurs a huge cost in terms of energy and latency,
thereby inhibiting their deployment for real-time inference on Edge platforms.
These energy and latency costs are dominated by those of memory accesses,
e.g., it is well-established that accessing a byte of data from a 32 kB SRAM
consumes roughly 10×-to-100× more energy than processing that data in a
multiply-accumulate (MAC) unit [6]. This discrepancy in energy and latency
costs between memory access and compute increases to 500× for DRAM [6]
and 1000× for flash [7].
Memories are a critical component of any modern computing system, al-
lowing it to store data needed for processing. Today’s CPUs and GPUs
employ a memory hierarchy, designed to maximize the density while mini-










Figure 1.1: Resource constrained applications/platforms that need energy-
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Figure 1.2: Inference architectures: (a) the digital (von Neumann) archi-
tecture, (b) the near-memory architecture, (c) the logic-in-memory (LIM)
architecture, and (d) the deep in-memory architecture (DIMA), where X is
an input pattern and W is a stored weight parameter.
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form the L1, L2, and L3 caches are the closest to processors and have low
access energy, latency, and density. On the other hand, storage class mem-
ories such as flash are farthest from the processor and have high density,
access energy, and latency. To maximize performance, frequently accessed
data is stored in embedded memories. In contrast, less frequently used data
is stored farther from the processor in DRAM or flash. A number of compute
architectures for machine learning (ML) applications are being explored, as
shown in Fig. 1.2. These architectures can be clustered into: (a) digital (von
Neumann) architectures, (b) near-memory architectures, (c) logic-in-memory
(LIM) architectures, and (d) deep in-memory architectures (DIMAs).
Digital architectures for ML [8–13] (Fig. 1.2(a)) strive to reduce the energy
and latency of data accesses via techniques that minimize the use of off-
chip memories such as data reuse, data compression, and efficient data-flows.
Therefore, these architectures rely on frequent access to embedded memories
such as on-chip SRAMs. In fact, Eyeriss [8] and DiaNaNao [13] show that on-
chip memory accesses dominate the overall energy consumption of inference.
A variety of compute-in-memory architectures have been proposed to ad-
dress the costs of on-chip memory access, including near-memory architec-
tures, LIM architectures, and DIMA. Near-memory architectures (Fig. 1.2(b))
distribute computing around the memory banks. Some near-memory archi-
tectures embed bit-wise digital operations in the periphery of the memory
bitcell array (BCA). For example, [14–16] present SRAM BCAs that im-
plement AND, OR, and XOR operations between two bit-vectors in the
sense amplification circuitry. Alternatively, some near-memory architectures
use unique 3D technologies that physically stack memory over CMOS logic,
either in a monolithic technology [17] or using specialized packaging tech-
niques [18]. Near-memory architectures demonstrate savings on both com-
putational and memory access energy. However, similar to digital architec-
tures, near-memory architectures preserve the intrinsic separation between
the memory and the processor.
LIM architectures (Fig. 1.2(c)) use specialized memory cells with digital
computing capabilities to realize useful functions. SRAM-based LIM archi-
tectures such as [19, 20] implement content-addressable-memory (CAM) for
search operations. Others [21–24] employ beyond-CMOS technologies such
as RRAM and MRAM to implement CAM. LIM architectures such as [25]
embed non-volatile STT-MRAM devices into synthesized CMOS logic for
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computer vision applications. By enabling computations in the memory cells,
LIM architectures improve the energy and throughput of data access. How-
ever, by tightly integrating logic into the memory bitcell, LIM architectures
are unable to use memory design push-rules, thereby incurring an area over-
head of up to 5× [19].
In contrast, DIMA (Fig. 1.2(d)) [26–48] embeds mixed-signal computations
with minimal or no alterations to the BCA. DIMA executes vector operations
such as dot products as an intrinsic part of the read cycle, thereby avoiding
the need to access raw data. Thus, along with the traditional memory op-
erations such as read and write, DIMA allows the users to fetch functions
of the data stored. DIMA IC prototypes [28, 30, 49] demonstrate more than
100× reduction in energy-delay product (EDP) compared to equivalent von
Neumann digital architectures. Due to the mixed-signal nature of the com-
putations, DIMA exhibits a fundamental trade-off between the EDP and the
precision of computations. This trade-off arises due to constraints on the
maximum bit-line (BL) voltage swing and the presence of process variations,
specifically spatial variations in the transistor threshold voltage Vt. Unlike
digital architectures, DIMA needs to contend with both quantization noise
as well as analog non-idealities caused by process, temperature, and voltage
(PVT) variations. This distinction between DIMA and digital architectures
raises the following questions:
What are the fundamental limits on the energy, latency, and ac-
curacy of DIMA? How do we approach these limits?
This dissertation attempts to answer these questions. However, doing so is
made challenging due to the rich design space occupied by DIMA encompass-
ing a vast diversity of memory devices available, bitcell circuit topologies,
architectural options, and algorithmic workloads. While the system-level
metrics such as energy, latency, and accuracy are of interest, these metrics
depend on the entire compute stack encompassing devices, circuits, archi-
tectures, and algorithms. Therefore, this dissertation adopts a cross-layer
approach where the proposed solutions cut across algorithms, architectures,
circuits, and devices.
At the algorithm-level, we present a methodology that allocates precision
at the kernel-level granularity in order to reduce DNN precision require-
ments. Next, we propose a compositional framework that enables us to study
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and classify a variety of in-memory architectures and identify the fundamen-
tal variables that drive the design choices. The compositional framework
also allows us to relate device, circuit, and architectural design variables to
system-level metrics such as energy, accuracy, and latency.
To understand the design trade-offs that impact the energy, latency, and
accuracy of DIMA, we adopt a communication-inspired view of DIMA. Here
DIMA is seen as a noisy communication channel where the energy-efficiency
is inherently tied to the accuracy. Using the compositional framework, we
derive analytical expressions for energy and SNR as a function of device,
circuit, and architectural variables. This analysis enables us to provide de-
sign guidelines to develop DIMA that meets the required application-level
accuracy and energy metrics.
Akin to error-correction coding, the use of a communication-inspired view
allows us to explore cross-layer data-encoding techniques to push the limits
of energy and accuracy of DIMA such as the use of on-chip training to adapt
and track variations in PVT, and exploiting data statistics to realize a robust
in-memory classifier.
Extending in-memory computing to beyond-CMOS memory technologies
such as NAND flash, ReRAM, and STT-MRAM is attractive due to the
high-density and scalability of these technologies. Despite their benefits,
these technologies are highly susceptible to device variations and write noise.
We employ a cross-layered approach to develop system and circuit-level tech-
niques that overcome device limitations. A data-encoding procedure to over-
come the impact of process variations and write noise in non-volatile mem-
ory (NVM) based resistive crossbar architectures is presented. Next, an in-
memory architecture for NAND flash memories that preserves the memory
array and therefore its density benefits is presented.
1.1 Background and Related Works
This section provides the necessary background on in-memory architectures















































Figure 1.3: Comparison of: (a) the digital architecture with a L : 1 column
mux and sense amplifiers (SAs) and (b) DIMA [28].
1.1.1 Deep In-Memory Architectures (DIMA)
We define an idealized DIMA as one that satisfies the following attributes:
1. use of a standard BCA: preserves memory density by using a stan-
dard memory bitcell architecture.
2. row parallelism: activates multiple rows in the BCA.
3. bitline computations: realizes useful analog computations on the
bitlines (BLs).
4. delayed decision: implements analog computations on the BL out-
puts to delay hard-decisions (i.e., digitization, comparisons, sense am-
plifications). This requires the design of column-pitch-matched analog
circuits that operate in massively parallel fashion.
In practice, most existing in-memory architectures [26–48] strive to satisfy
these attributes to various degrees but none are able to do so fully. Difficulties
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in satisfying these attributes arise due to the high compute SNR requirements
often imposed by designers and sometimes by applications, stringent density
constraints, device variability, technology limitations, and others.
The first DIMA proposed in 2014 at the University of Illinois by Kang et
al. [26–28, 50, 51] has four sequentially executed processing stages: 1) func-
tional read (FR): reads multiple (B) rows of the BCA per access via pulse
width and amplitude modulated (PWAM) word-line (WL) access pulses to
generate a BL discharge ∆VBL which is proportional to a linearly weighted
sum of bits stored in a column-major format (B-way row parallelism and BL
computation); 2) BL processing (BLP): processes BL discharge ∆VBL volt-
ages in a massively parallel (single-instruction multiple data (SIMD)) fashion
via column pitch-matched mixed-signal circuits to execute scalar arithmetic
operations such as addition, subtraction, multiplication, and comparison (de-
layed decision); 3) cross BL processing (CBLP): aggregates the BLP outputs
via charge-sharing to obtain a scalar analog output (delayed decision); and
4) residual digital logic (RDL): converts the CBLP’s analog output into a
digital word and then executes any residual functions digitally to generate
the final inference.
In contrast to the conventional digital architecture (Fig 1.3(a)), DIMA
(Fig 1.3(b)) reads B rows of the BCA per access and avoids the need for a
L : 1 (typically 4 : 1 to 16 : 1) column multiplexer prior to sense amplification,
where L is the number of BLs sharing a single sense amplifier. Therefore,
DIMA processes the same number of bits with fewer (1/LB, which is typically
1/16 to 1/64) read cycles leading to large energy and latency gains. Silicon
prototypes of DIMA [28,30,52] show up to 9.7× reduction in energy and 5.3×
improvement [28] in throughput over fixed-function digital implementations.
DIMA, as proposed in [26–28], preserves: a) memory density by employ-
ing conventional 6T bit-cell memory architecture, and b) generality by en-
abling multi-bit vector operations. Subsequently, other variants of DIMA
were proposed that made alternate design choices to either enhance scala-
bility and/or robustness by: 1) restricting one or both operands to binary
(1-b) precision [32, 43], 2) using larger (8T or 10T) bit-cells [29], 3) using
specialized bit-cells that enable computations [31], 4) partitioning the array
into sub-banks [29], and 5) using a separate right and left word-lines [32].
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Figure 1.4: A communication inspired-view of DIMA.
1.1.2 A Communication-Inspired View of DIMA
Though DIMA is inherently a digital-in digital-out architecture, the com-
putations are performed in mixed-signal domain (see Fig 1.4). In contrast
to digital architectures, the mixed-signal nature of DIMA introduces ad-
ditional noise sources that determine the accuracy of those computations.
The impact of these noise sources on the system-level accuracy depends on
various design choices across the compute stack from devices, circuit typolo-
gies, architectural choices, and application workloads. These noise sources
ultimately determine the fundamental limits on achievable energy-efficiency
and latency of inferences generated by DIMA. Thus DIMA offers numer-
ous design-variables that trade accuracy for energy-efficiency. For example,
measurements of DIMA in Fig. 1.5 show the trade-off between the dot prod-
uct computational energy and the impact of variations on the functional
read operations. The design variable that controls this trade-off is the BL
discharge voltage ∆VBL,max. In order to understand inherent energy vs. ac-
curacy trade-offs in DIMA, we adopt a communication-inspired view where
data procession in DIMA is seen as data transmission across a noisy channel.
Many recent works recognize and exploit the intrinsic energy-vs-accuracy
trade-off in DIMA. For example, PROMISE [54] appropriately chooses VBL,max
based on the precision requirements at the application level. An alternative
way to enhance energy-savings in DIMA is to employ algorithmic redun-
dancy so that the final accuracy metrics are robust to noise and circuit non-
idealities. For example, [30] implements a series of weak and noisy classifiers
on DIMA and then aggregates their results using AdaBoost to achieve a ro-
bust high-accuracy classifier. Similarly, [55] employs the random forest (RF)
algorithm, where classification results made by multiple binary decision trees

















































Figure 1.5: Measurements showing the impact of process variations and the
total dot product computation energy in DIMA [53].
employs recurrent attention models (RAM) that progressively improve the
classification accuracy by processing the input data over multiple cycles.
Statistical error compensation techniques [57, 58] such as algorithmic noise
tolerance can also be used with to overcome the impact of process variations.
While the algorithmic redundancy is undoubtedly useful in reducing the SNR
requirements of DIMA operations, it is not clear if the resulting energy sav-
ings justify the use of additional computations. A clear understanding of
energy-vs-SNR trade-offs in DIMA is required to resolve this conundrum. To
do so, we employ a compositional framework for in-memory architectures to
analyze DIMA and analytically characterize its energy-vs-SNR trade-offs.
1.2 Dissertation Contributions and Organization
This dissertation attempts to understand and approach the limits of energy,
latency, and accuracy of DIMA. The challenge in achieving this goal is the
vast design space of DIMA that spans architectures, circuits, process tech-
nologies, and applications. This dissertation adopts a cross-layered approach
to address this challenge by: (1) minimizing the precision requirements of
the algorithms via a granular precision assignment for DNNs, (2) developing
a compositional framework to analyze and explain DIMA, (3) characteriz-
ing the SNR and energy of in-memory computations using the compositional
9
framework, (4) employing on-chip learning to overcoming the impact of pro-
cess variations and thereby push the limits of energy efficiency, (5) proposing
data-encoding techniques to overcome the impact of write-noise in crossbar
memories, and (6) extending DIMA to high-density memories such as NAND
flash. The contributions and organization of the dissertation are summarized
as follows:
Chapter 2 introduces the iterative mixed-precision quantization (IMPQ)
methodology where precision is allocated at the kernel-wise granularity in
DNNs. A granular precision assignment is challenging due to the search
space that grows exponentially with the number of kernels. IMPQ employs
an iterative process where precision is reduced in the least sensitive kernels
followed by retraining to regain the accuracy loss. Compared to other state-
of-the-art granular precision assignment methods, IMPQ reduces the storage
requirements by 1.2×-1.3× for compact networks such as MobileNet-V1 us-
ing weight-only quantization. Results for both weight and activation quan-
tization are also presented. Our experiments show that granular precision
assignment provides better compression than allocating precision uniformly
across all layers. We interpret the implication of the IMPQ and its impact
on neural network architectures.
Chapter 3 proposes a compositional framework to explain and study
DIMA. In particular the construction of DIMA is framed as a combination
of in-memory compute models, and multi-bit dot product mapping tech-
niques. Specifically, this chapter describes the three in-memory compute
models (charge accumulation (QA), current accumulation (QA), and charge
sharing (QS)), and the associated noise and energy models. This frame-
work enables us to explain the functionality, trade-offs, and limits on energy-
efficiency and accuracy of a large class of recently published in-memory IC
prototypes.
Chapter 4 presents a methodology to analyze the compute SNR of DIMA.
It leverages the compositional framework, compute models, and associated
noise models from Chapter 3 to analytical expressions for the compute SNR of
DIMA dot products. This analysis exposes the relationship between SNR, en-
ergy, input precision, weight precision, output precision, dot product length,
and other design variables such as noise variances. The analysis presented
in this chapter enables one to make appropriate design choices to meet the
system-level accuracy and energy requirements. Based on the analysis, this
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chapter presents a set of guidelines for design efficient DIMA.
Chapter 5 studies the use of an on-chip SGD-based trainer to adapt
and track variations in PVT and data statistics. This is demonstrated via a
DIMA-based 65 nm CMOS IC implementing vector machine (SVM) classifier.
SGD-based algorithms are commonly employed to train many ML systems,
including deep neural networks (DNNs). Measurement results show that
on-chip learned weights enable accurate inference in the presence of scaled
BL voltage swing, thereby leading to a 2.4× greater energy savings over an
off-chip trained DIMA implementation. Compared to a conventional fixed-
function digital architecture with identical SRAM array, the prototype IC
achieves up to 21× lower energy and 4.7× smaller delay leading to a 100×
reduction in the EDP.
Chapter 6 proposes the Single-Write In-memory Program-vErify (SWIPE)
method to achieve high-accuracy writes for crossbar-based DIMA at 5×-to-
10× lower cost than standard program-verify methods. SWIPE leverages the
bit-sliced attribute of crossbar-based DIMA and the statistics of conductance
variations to compensate for device non-idealities. Using SWIPE to write into
ReRAM crossbar allows for a 2× (CIFAR-10) and 3× (MNIST) increase in
storage density with < 1% loss in DNN accuracy. In particular, SWIPE com-
pensates for 4.8×-to-7.7× higher conductance variations. SWIPE augmented
with noise injection based training methods achieves further enhancements
in robustness.
Chapter 7 presents DIMA for NAND flash memories (DIMA-F) to ac-
celerate computations in big data applications. The energy and throughput
costs of NAND flash memories are severely bottle-necked by its off-chip I/O
costs. By introducing computational capabilities inside the NAND flash ar-
rays, we reduce the need for off-chip data transfers. DIMA-F achieves up
to 8×-to-23× reduction in energy and a 9×-to-15× reduction in through-
put resulting in EDP gains up to 345× over the conventional NAND flash
architecture.
Chapter 8 summarizes the contributions and future research directions.
In the rest of this dissertation, the terms in-memory architectures and




NETWORKS VIA GRANULAR PRECISION
ASSIGNMENT
Application-level precision requirements play an important role in determin-
ing the energy-efficiency of in-memory architectures. Such architectures use
analog mixed-signal techniques, which are known to be energy-efficient for
low-precision computations. For example, analytically, it has been shown
that the analog computations are more energy-efficient than their digital
counterparts for SNR < 60 dB (equivalent to 8-b to 9-b fixed-point arith-
metic) [59]. Not surprisingly, many recent IC realizations of in-memory ar-
chitectures implement dot products with input and weight precision in the
4-b to 8-b range [28, 35, 41, 60]. Therefore, techniques that reduce the preci-
sion requirements of DNNs will have a significant impact on the applicability
of in-memory architectures to ML tasks.
This chapter presents the iterative mixed-precision quantization (IMPQ)
methodology to obtain a mixed-precision DNN where precision is assigned
kernel-level granularity. Such granular precision assignment is a challenging
problem due to the exponentially large search space. IMPQ employs an
iterative greedy process to arrive at a good solution. We demonstrate the
effectiveness of our approach with a compact network such as MobileNet-
V1. The benefits of the granular precision assignment are discussed and
demonstrated via experiments.
2.1 Background and Related Works
Reducing the DNN complexity has been an active area of research. Tech-
niques such as network pruning [61] were developed in order to remove redun-
dant weights and computations without compromising on accuracy. However,
these techniques result in an irregular network structure that is challenging to
implement in regular array-based hardware such as in-memory architectures.
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An alternative technique to reduce DNN complexity is to design compact
network architectures from scratch, e.g., MobileNets [62], SqueezeNet [63],
ShuffleNet [64], and ConDenseNet [65]. These networks employ specialized
layers such as depth-wise separable layers, grouped convolutions, point-wise
convolutions, and others. These networks are designed to achieve high accu-
racy with far fewer computations and parameters. For example, the classifi-
cation accuracy of MobileNet-V1 on ImageNet-1k dataset is close to that of
VGG-16 [62], but with 29× fewer operations and 33× fewer parameters.
Recently, training methods were developed that use binary and ternary
precision for weights and activations [66, 67]. These techniques applied to
large networks such as VGG-16 and ResNet-18 result in minimal accuracy
drop from their floating-point counterparts. However, ternarization applied
to the weights in the MobileNet-V1 result in a catastrophic accuracy drop.
Hence, aggressive quantization on compact networks such as MobileNet-V1
still remains a challenge.
Conventional quantization techniques [68,69] use the same number of bits
across all layers. However, it is observed [70] that the sensitivity of infer-
ence accuracy to quantization noise varies across layers, leading to different
per-layer precision requirements. Works such as [71, 72] have also observed
that the precision requirements vary across different kernels within the same
layer. This diversity across layers and kernels can be exploited by in-memory
architectures and other variable precision hardware [9, 12,35]. In spite of its
benefits, kernel-level granular precision assignment remains a challenge due
to the vast complexity of the search space. For example, N -layered neural
network with up to B-b weights and activations has B2N possible layer-wise
precision assignments, e.g., there are greater than 4 billion possibilities for
VGG-16 if each layer has four possible precision assignments.
We classify the research on developing a quantized neural network in the
following categories:
Fixed point network without training: These methods [70, 73, 74]
strive to obtain a quantized neural network from a pre-trained floating-point
counterpart analytically, i.e., without having to retrain it, thereby avoiding
the huge cost of retraining.
One such technique is noise gain analysis (NGA) proposed by Sakr et al.
in [70, 73]. Here, given a floating-point baseline and the precision assign-
ment, [70,73] provide an analytical expression upper bound on the mismatch
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probability, pm = P (Ŷfx 6= Ŷfl) which is the probability that the class label
predicted by the floating-point baseline (Ŷfl) does not match the class label








where ∆2A,l = 2
−(BA,l−1), and ∆2W,k = 2
−(BW,k−1) are the quantization step-size
of the set of activations Al and the set of weightsWk, respectively. The noise
gains EA,l and EW,k quantify the impact of quantization noise of Al and Wk
on the mismatch probability, respectively.




















where Zi is the soft output of the DNN that corresponds to the class label i.
Empirically, the noise gains are estimated by taking gradients with respect
to margins on a subset of the training samples during the standard back-
propagation phase of training.
Fixed precision techniques: These methods propose training a DNN
to a specific predetermined precision such as a binary or ternary preci-
sion. Early works such as [75] focused on techniques to aggressively quantize
both weights and activations to fixed valued binary representation (+1/-1).
XNOR-Net [76] improved on its accuracy by providing additional degrees
of freedom by using scaled binary values to represent the network weights
and activation, i.e., (α,−α), where α is a floating-point scaling factor chosen
on a per-kernel basis. Ternary quantization techniques such as [66] intro-
duced the 0 state that led to a huge boost in accuracy. Subsequent works
such as [67, 77] enhance on the classification accuracy by improving on the
training methodology. However, these works limited themselves to a fixed
precision assignment (binary/ternary) and do not translate to other precision
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assignments.
Network-wise precision assignment: These methods focus on train-
ing a DNN with given a precision assignment across the network. Works
such as DoReFa-Net [68] and PACT [69] train networks with an arbitrary
assignment. DoReFa-Net [68] introduced a floating-point multiplier based on
the maximum value of the floating-point weight. This value was assigned on
a per-layer basis to weights and activation. PACT [69] extended this tech-
nique by parameterizing the multiplier and learning it via back-propagation.
Non-uniform network quantization techniques such as LQ-Net [78] and ABC-
Net [79] interpret multi-bit weights and activation as a linear combination
of binary-valued tensors. These works use the same precision across the net-
work and they need the network to be trained from scratch for each precision
assignment. Determining the appropriate precision can itself be a challenge.
It is particularly tricky with non-uniform quantization techniques that are
computationally intensive to train with.
Granular precision assignment: Granular precision assignment across
layers is challenging due to the search space that increases exponentially with
the number of layers. Mixed-precision network training techniques [80, 81]
improve the accuracy given a precision assignment but they face an expo-
nentially large search space. Numerous techniques to assist the search for a
good precision assignment in the search space have been proposed. HAQ [82]
uses a reinforcement learning (RL) agent to pick a precision assignment
by iteratively evaluating the network on a hardware model. Alternatively,
HAWQ [72] uses the second derivative information to find the sensitivity of
the layers. AutoQ [71] extends the ideas presented in HAQ to implement
kernel-wise precision assignment. HAQ and AutoQ need to train an RL
agent which is computationally expensive. Furthermore, HAWQ needs to
estimate the Hessian diagonal of weights to determine sensitivity, which is
computationally challenging.
In summary, though granular precision assignment is effective in reducing
the overall network complexity, it is challenging to find a good solution due
to its exponential large search space.
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2.2 Proposed Iterative Mixed-Precision Quantization
(IMPQ)
IMPQ employs a four-step iterative process: a) evaluate sensitivity, b) pick










Figure 2.1: The proposed iterative mixed-precision quantization (IMPQ)
methodology.
IMPQ (see Fig. 2.1 and Algorithm 1) begins with a pre-trained network
where weights and activations quantized to an identical precision across all
layers and kernels. The precision of this pre-trained network is chosen to
meet the state-of-the-art accuracy of a floating-point network, and therefore
it is the maximum allowable precision in the final mixed-precision network.
We use the term weight group or activation group to refer to the granular
block having the same precision. Weight groups can be at a kernel-wise or
layer-wise granularity, and activation groups are at a layer-wise granularity.
Kernel in this work refers to a 3 dimensional filter that is convolved with the
input feature maps to obtain an one output feature map.
Sensitivity Evaluation: Sensitivity estimates the impact of perturba-
tions of weights or activations on the classification accuracy. We use the
method proposed in [70,73] to evaluate the sensitivity to quantization noise.
However, instead of comparing a fixed-point network to a floating-point net-
work, we are interested in evaluating the impact of reducing precision for a
specific weight group or an activation group in an already quantized network.
Therefore, we adapt the noise gains (2.2) and (2.3) for a quantized network
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where MA,l and MW,k are the sensitivities of activation group Al and the
weight group Wk, respectively, S is a set of class labels excluding Ŷ , and
BA,l and BW,k are the precisions of l-th activation group and k-th weight
group, respectively.
Weight/Activation Groups Selection: In the second step of IMPQ
methodology, we use the sensitivity estimated via (2.4) and (2.5) to identify
the weight/activation groups that have the least impact on mismatch proba-
bility. There are three possible ways to pick these weight/activation groups:
a) thresholding the sensitivity, b) thresholding mismatch probability, and c)
fixed the number of groups chosen.
Precision Reduction: We reduce the precision of the weight/activation
groups that were chosen in the previous step. This may result in an accuracy
drop that needs to be recovered.
Network Fine-tuning: Here we train the current network usually for a
few epochs on the training data.
Each iteration of IMPQ takes a small step in reducing the overall precision
requirements. The network at the end of each iteration is used to determine
if the complexity is sufficiently reduced as per the user requirements. The
specifics of the experiments and approximations used for a practical imple-
mentation of this methodology are presented in the next section.
2.3 Implementation Details
This section lists the implementation challenges and procedures employed for
the experiments.
Quantization: IMPQ works for both uniform and non-uniform quantiza-
tion. Experiments in this chapter use uniform quantization for both weights
and activations. For each weight w in k-th weight group, we first clamp the
weights between to a range [d,−d] and then quantize it uniformly within this
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Algorithm 1 Proposed iterative mixed-precision quantization (IMPQ)
methodology
Input: Neural network architecture f(X,W); floating point reference
weights Wk,f ⊂ Wf ; quantized weights Wk ⊂ W are the k-th weight group
with precision Bw,k; Al ⊂ A are the l-th activation group with precision Ba,l;
training data and labels {(Xj,yj)} where j is index of the training batch;
number of training batches NBatch; number of groups picked for precision
reduction Ngroup; and the number of iterations of IMPQ Niter.
Output: Quantized network weights.
Initialize: Wf ,, BW,k = BW,start and BA,l = BA,start
1: function QuantizedTrain
2: i← i+ 1
3: while not converged do
4: y′i ← f(Xi,W) . Forward propagation
5: Evaluate L(W ,y′i,yi) . Loss function
6: Wf ←Wf −∇L(W ,y′i,yi) . Weight update
7: Wk ← Quantize(Wk,f , Bw,k)
8: i← 0 if (i == NBatch) i+ 1 otherwise
9: end while
10: end function
11: QuantizedTrain() . Train initial network
12: for k := 1 to Niter do
13: z← f(X,W) . Forward propagation
14: Evaluate sensitivity MW,l using (2.5)
15: SI ← SortIdx(MW,l) . Sorts weight groups based on MW,l
16: for n := 1 to Ngroup do
17: r ← SI(n)




22: Repeat for activations
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The clipping value d is an important parameter and needs to be carefully
chosen. Most works, such as [68,73], choose it based on the maximum value
of the weight group. Alternatively, [69] parameterizes d and learns it via
back-propagation, and [82] uses KL divergence to choose d. In this work, we
choose the clipping value d as a multiple of the second moment of the weight







Choosing d based on the second moment of the weights minimizes its sensi-
tivity to outliers, thereby ensuring its stability during training.
Activations are unsigned and are quantized between [0, d]. Since ReLU
activation function followed by a batch-norm layer is used, we choose d as
follows:
d = max(βi + 6γi) (2.8)
where βi and γi is the shift and scale batch-norm parameters of the i-th
feature map. Assuming the activation follows a Gaussian distribution, this
clipping value ensures that less than 0.1% of the activations are clipped.
Approximations to sensitivity: Estimating the sensitivity as per (2.4)
and (2.5) requires us to estimate the gradients of the weights with respect to
each class probability. This poses a few practical challenges.
Since (2.4) uses a sum of squared gradients rather than a linear sum, neural
network training packages such as PyTorch cannot be directly used, and back-
propagation cannot be performed for an entire batch in one-shot. Instead,
per-sample back-propagation needs to be performed making it challenging
to estimate the sensitivity metrics for the entire dataset. Furthermore, the
number of back-propagation that need to be performed per sample scales
with number of class labels, i.e., if there are M classes in the dataset, the
back-propagation needs to be applied M − 1 times per input sample.
To address this computational challenge, we approximate (2.4) and (2.5)
by choosing only a fraction of the training data. Additionally, we consider
the gradients with respect to a few classes with the smallest margins, i.e.,
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the set S in (2.4) and (2.5) is a subset of the set of class labels.
2.4 Experimental Results
We demonstrate the effectiveness of IMPQ with experiments on the fol-
lowing image classification datasets: 1) CIFAR-10 [83], 2) SVHN, and 3)
ImageNet-1k [84]. We choose ResNet-20 [85] and VGG-Small [78] for classify-
ing the CIFAR-10 dataset, and MobileNet-V1 for classifying the ImageNet-1k
dataset. For these experiments, we train a floating-point and baseline net-
works from scratch. We use the same hyper-parameters, such as the learning
rate, transformation, and augmentation for all the networks, including the
floating-point baseline architecture. We used stochastic gradient descent with
weight decay for all the architectures.
2.4.1 Weight-only Quantization
We first demonstrate the effectiveness of IMPQ with weight-only quanti-
zation. Unlike other techniques such as PACT [69], HAQ [82], and LQ-
Nets [78], we quantize all the layers, including the first and the last fully







Impact of Network Complexity: Figures 2.2 and 2.3 show how the
accuracy and the effective precision change with multiple iterations of IMPQ
on ResNet-20 and VGG-Small respectively. The precision of the initial pre-
trained network on ResNet-20 and VGG-Small is 4-b and 2-b, respectively.
At iso-accuracy, IMPQ reduces the effective precision by >42% with re-
spect to LQ-Net on ResNet-20 (see Table 2.1). In contrast, over-parameterized
networks such as VGG-Small (17× more parameters than the more com-
pact ResNet-20) can operate with very few bits and may not require mixed-
precision techniques (see Table 2.2). Similar results were observed on the
SVHN dataset using the VGG-Small network architecture (see Table 2.3).
Similarly, unlike large networks such as VGG-16 that can operate with
ternary precision with minimal loss in accuracy, MobileNet-V1 is sensitive
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to quantization. For example, we observe a significant accuracy drop on
MobileNet-V1 for Bw,eff ≤ 3 when using Deep Compression [86] and HAQ
[82]. In contrast to HAQ and Deep Compression, IMPQ is effective even
at a lower precision, e.g., the accuracy of Deep Compression and HAQ at
Bw,eff = 3 is comparable to the accuracy of IMPQ at Bw,eff = 2. Thus
IMPQ leads to a 33% better compression on MobileNet-V1 for weight-only
quantization.
Table 2.1: Classification accuracy on CIFAR-10 using ResNet-20 with weight-
only quantization.
Method Bw,eff Baseline Accuracy change
BWN [87] 1 92.10 90.2 1.90
TWN [66] Ternary 91.77 90.78 0.89
TTQ [67] Ternary 91.77 91.13 0.64
ELQ [77] Ternary 91.25 91.45 -0.20
ELQ [77] 1 91.25 91.15 0.10
DoReFa [68] 3 92.10 91.81 0.29
DoReFa [68] 2 92.10 91.41 0.69
LQ-Net [78] 3 92.00 92.00 0
LQ-Net [78] 2 92.00 91.80 0.20























Figure 2.2: Classification accuracy on CIFAR-10 using ResNet-20 as a func-
tion of the effective precision recorded at the end of each iteration.
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Table 2.2: Classification accuracy on CIFAR-10 using VGG-Small with
weight-only quantization.
Method Bw,eff Baseline Accuracy change
BWN [87] 1 93.18 91.77 1.45
TWN [66] Ternary 93.18 92.56 0.62
LQ-Net [78] 2 93.8 93.8 0






















Figure 2.3: Classification accuracy on CIFAR-10 using VGG-Small as a func-
tion of the effective precision recorded at the end of each iteration.
Impact of Granularity: We hypothesize that a granular assignment of
precision would lead to better network compression on the whole. We study








where B is the precision of a baseline network we are comparing with. The
compression ratio quantifies the reduction in model size for storage with re-
spect to a baseline network. We assume that the baseline network to use
16-b weights. We applied IMPQ with: 1) layer-wise, 2) kernel-wise, and 3)
network-wise precision allocation. We find that kernel-wise precision alloca-
tion gave the best compression ratio followed by layer-wise precision alloca-
tion, thereby supporting our hypothesis (see Fig. 2.4).
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Table 2.3: Classification accuracy on SVHN using VGG-Small with weight-
only quantization.
Method Bw,eff Baseline Accuracy change
BWN [87] 1 97.54 96.22 -1.32
LQ-Net [78] 2 97.54 97.62 -0.08
IMPQ 1.7 97.54 97.58 -0.04
Table 2.4: Classification accuracy on ImageNet-1k using MobileNet-V1 with
weight-only quantization.
Method Bw,eff Baseline Accuracy change
DeepC [82,86] 2 70.90 37.62 -33.28
DeepC [82,86] 3 70.90 65.94 -4.96
DeepC [82,86] 4 70.90 71.14 0.24
HAQ [82] 2 70.90 57.14 -13.76
HAQ [82] 3 70.90 67.66 -3.24
HAQ [82] 4 70.90 71.74 0.84
IMPQ 2 71.20 66.51 -4.71
IMPQ 3 71.20 68.3 -2.92
IMPQ 4 71.20 70.2 -2.02
Trends across layers: Figure 2.5 shows the layer-wise effective weight
precision of MobileNet-V1 quantized using IMPQ. We observe the follow-
ing trends: a) fully-connected layers that constitute 25% of the parameters
are aggressively quantized, b) layers closer to the input image are the most
sensitive and hence quantized less, and c) point-wise layers that have more
parameters have fewer bits than the depth-wise layers. In general, we find
that the layers with more parameters and farther from the input are less
sensitive, and hence quantized more heavily.
2.4.2 Weight and Activation Quantization
For the simultaneous quantization of both weights and activations, we first
apply IMPQ with weight-only quantization, and then we extend to activa-
tion quantization. Note that applying the activation quantization first is also
possible. Since weight quantization trades off with the activation quantiza-
tion, choosing aggressively quantized baseline will limit the extent of acti-
23
Table 2.5: Classification accuracy on ImageNet-1k using MobileNet-V1 with
both weights and activations quantized.
Method Bw,eff Ba,eff Accuracy
PACT [69,82] 6 6 71.22
PACT [69,82] 5 5 67.00
PACT [69,82] 4 4 62.44
HAQ [82] 6 6 70.90
HAQ [82] 5 5 70.58
HAQ [82] 4 4 67.40
UNIQ [88] 8 8 68.25
UNIQ [88] 5 8 67.5
UNIQ [88] 4 8 66.0
RQ [89] 6 6 67.50
RQ [89] 4 4 61.50
IMPQ 6 6 71.24
IMPQ 5 5 69.97
IMPQ 4 4 69.02
vation precision reduction. Activations are quantized layer-wise so that the
dot-product computations of the networks can be mapped to a fixed-point
hardware. Table 2.5 summarizes the accuracy and effective precision of both
weights and activations compared to other recent works. The techniques that
use identical precision across the network, such as UNIQ, RQ, and PACT,
result in significant accuracy drop with precision reduction. For example,
PACT observes > 7% accuracy drop going from a 6-b quantization to a 4-b
quantization. This accuracy drop with layer-wise quantization techniques
such as HAQ is 3.5%, while IMPQ’s kernel-wise quantization results in an
accuracy drop of 2.22%. We find that IMPQ demonstrates the best accuracy
with Bw,eff = Ba,eff = 4.
2.5 Conclusions
This chapter presents the IMPQ methodology to obtain a mixed-precision
quantized network with precision allocated at the kernel-wise granularity.
IMPQ was validated with experiments on ResNet-20, VGG-Small for classi-
fying the CIFAR-10 dataset, VGG-Small for classifying the SVHN dataset,






Figure 2.4: Classification accuracy on ImageNet-1k using MobileNet-V1 vs.
compression ratio (CR) and the granularity of precision assignment. Accu-
racy of floating-point network is with no retraining. Compression ratio is
calculated with respect to a fixed point network with 16-b weights.
to be most effective on compact networks and at lower precision compared
to other state-of-the-art schemes.
The experiments show that in most compact networks, majority of com-
putations require < 5-b precision for weights and inputs. These trends bode
well for the use of DIMA since analog computations are more energy efficient
that digital for lower precisions (< 6-b) [59]. The compositional framework
presented in Chapter 3 can be used to design such in-memory architectures
and the analysis presented in Chapter 4 can be used to meet the precision
requirements of the DNNs.
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Figure 2.5: Effective weight precision across different layers of MobileNet-V1




A COMPOSITIONAL FRAMEWORK FOR
IN-MEMORY ARCHITECTURES
Understanding the relationship between energy consumption, SNR, and la-
tency of DIMA is essential to design architectures that meet system-level
accuracy and energy requirements. However, the cross-layered nature of
DIMA makes it challenging to predict this relationship as the design choices
span the entire compute stack – memory devices, bitcell circuit topologies,
architectural options, and others.
To address this challenge, this chapter proposes a compositional framework
for designing in-memory architectures that incorporates: (1) three signal-to-
noise ratio (SNR) metrics (analog SNR (SNRa), digitization SNR (SNRd),
and total SNR (SNRT)); (2) three in-memory compute models (charge accu-
mulation (QA), current accumulation (QA) and charge sharing (QS)); and
(3) four mixed-signal arithmetic decomposition methods (MM, BM, MB, BB)
denoting the binarization of weights and/or activations and partitioning of
a multi-bit dot-product functionality into analog and digital computations.
This compositional framework enables designers to: (1) explain the func-
tionality, trade-offs and limits on energy-efficiency and accuracy of a large
class of recently published in-memory IC prototypes listed in Table 3.1, and
(2) provide guidelines for designing new in-memory architectures.
3.1 SNR Metrics for In-memory Architectures
In this section, we propose SNR metrics for quantifying the computational
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Figure 3.1: Noise sources contributing to dot-product SNR of in-memory
architectures: (a) total SNR (SNRT), (b) analog SNR (SNRa), and (c) digi-
tization SNR (SNRd).
where yo is the DP of twoN -dimensional real-valued vectors w = [w1, . . . , wN ]
T
(weight vector) and x = [x1, . . . , xN ]
T (input/activation vector) of precision
Bw and Bx, respectively. The dot-product is a key computational kernel
in DNNs. A digital architecture realizes (3.1) via N Bx × Bw-b multiply-
accumulate (MAC) operations with quantization noise as the primary source
of its non-ideal behavior.
In-memory architectures (Fig. 3.1) exhibit four dominant noise sources
when compared to a floating-point baseline:
• data (weight and activation) quantization noise ηq (Fig. 3.1(b)),
• clipping due to the limited dynamic range of the BL modeled as the
non-linearity g() (Fig. 3.1(b)),
• circuit non-idealities such as spatial variations in transistor threshold
voltage Vt and others ηe (Fig. 3.1(b)), and
• quantization noise ηd due to finite analog-to-digital converter (ADC)
resolution (Fig. 3.1(c)). It depends upon the ADC input swing and the
ADC precision By.
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The presence of these noise sources is described by the following expressions:
ya = yo + ηa = yo + ηq→y + ηe + ηc (3.2)
ηc = g(ya)− (yo + ηq→y + ηe) ≈ g(yo)− yo (3.3)
yd = yo + ηd (3.4)
yT = ya + ηd (3.5)
where ya is the pre-ADC output, yo is the ideal dot-product value as defined
in (3.1), ηa is the total pre-ADC noise that includes the data quantization
noise ηq reflected at the ADC input as ηq→y, ηc is the clipping noise term, yd
is the dot-product value incorporating only the ADC quantization noise ηd,
and yT (Fig.. 3.1(a)) is the final dot-product value incorporating all the four
noise sources ηq, ηc, ηe, and ηd.
Equations (3.2)-(3.5) lead to the definitions of three SNR metrics (see
Fig. 3.1): (1) the analog SNR (SNRa), (2) the digitization SNR (SNRd), and
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are the variances of ηa, ηq→y, ηc, ηe, and




ηe depend upon the specifics of the in-
memory architecture being considered. In contrast, σ2yo and σ
2
ηq→y depend











where σ2w is the variance of the weights, ∆w = 2
−Bw+1, and ∆x = 2
−Bx are
the weight and input quantization step-sizes, respectively.
Equation (3.8) indicates that the smaller of SNRa and SNRd determines
SNRT. Since SNRd increases with ADC precision By, it is SNRa that funda-
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mentally limits SNRT. Therefore, when exploring the limits of precision of
in-memory architectures, we first determine an upper bound on SNRa and
then determine a suitable ADC precision By such that SNRT is close to SNRa,
i.e., By is chosen to minimize SNRa−SNRT ≤ ∆SNR. In this chapter, with-
out any loss of generality, we choose ∆SNR = 0.5 dB which would result in
an increase of 1.12× in the DNN misclassification rate [70, 73]. This implies
that SNRd ≥ SNRa + 9 (dB) from which an appropriate ADC precision By
can be determined.
3.2 In-memory Compute Models
An in-memory compute model is a mapping of algorithmic variables yo, xj
and wj in (3.1) to circuit variables such as time, charge, current, or voltage in
order to (usually partially) realize an analog BL computation of the multi-bit
dot-product in (3.1). In practice, most in-memory architectures employ (usu-
ally) one or (sometimes) two of these compute models along with additional
digital computation to realize the Bw × Bx-b N -dimensional dot-product in
(3.1) as summarized in Table 3.1.
In this section, we propose three in-memory compute models that underlie
recently published in-memory ICs: (a) charge accumulation (QA) [27, 28,
30, 49]; (b) current accumulation (IA) [32–34, 37]; and (c) charge sharing
(QS) [28, 29, 31, 49]. We conjecture that these compute models are in some
sense universal in that they represent an approximation to a ‘complete set’
of practical, i.e., realizable, variable mappings from the algorithmic to the
circuit domain in the context of in-memory architectures.
This section provides analytical expressions for circuit domain equivalents
of ηe and ηc in (3.2)-(3.3) for each compute model. These will be combined
with algorithm and precision-dependent noise sources ηq and ηd in Section 3.3
to obtain SNRT. Table 3.2 tabulates the parameters of all three in-memory
compute models in a representative 65 nm CMOS process.
3.2.1 The Charge Accumulation (QA) Model
The QA model (see Fig. 3.2(a)) realizes the dot-product in (3.1) by integrat-
ing the cell current Ij over a WL pulse duration Tj (j = 1, . . . , N) on a BL
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where Vo is the dot-product output assuming infinite voltage head-room, i.e.,
no clipping. In other words, the QA model is defined by the mapping of
variables in (3.1) as: yo → Vo, wj → Ij, and xj → Tj. As seen in Table 3.2,
typical parameters values of the QA model are: C (a few hundred fFs), Ij
(tens of µAs), and Tj (hundreds of ps).
Noise Models: The noise contributions in QA arise from the following
sources: (1) variations in the pulse-widths Tj of current switch pulses φj
(Fig. 3.2(a)); (2) their finite rise and fall times (see Fig. 3.3(b)); (3) spatial
variations in the currents Ij; (4) thermal noise in the discharge RC-network;
and (5) clipping due to limited voltage head-room. Thus, the dot product
output Va corresponding to ya in (3.2) is given by:
Va = Vo + ve + vc,





(Ij + ij)(Tj + tj − trf)− Vo,
vc = min (Vo, Vo,max)− Vo, (3.12)
where Vo,max is the maximum allowable output voltage, and ve and vc are
the voltage domain noise due to circuit non-idealities and clipping, respec-
tively, corresponding to the noise terms ηe,c in (3.2), ij ∼ N (0, σ2Ij) and
tj ∼ N (0, σ2Tj) are the noise due to (spatial) current mismatch and (tempo-
ral) pulse-width mismatch, respectively, both of which are modeled as zero
mean Gaussian random variables, trf models the impact of finite rise and fall
times of the current switching pulses, and vθ ∼ N (0, σθ) is the thermal noise.
Note: Vo,max can be as high as 0.9 V with a Vdd = 1 V.


































Figure 3.2: In-memory compute models: (a) charge accumulation (QA), (b)













Figure 3.3: Modeling the discharge process in the QA compute model: (a)
word-line voltage pulse VWL, and (b) cell current Ij.





















where Tj = hjT0, T0 is the delay of a unit element cascaded hj times to
obtain a WL pulse-width of Tj, σT0 is the standard deviation of T0, Tr and
Tf are WL pulse rise and fall times (see Fig. 3.3(b)), α is a fitting parameter
used for an α-law transistor current equation, σVt is standard deviation of Vt
variations, k is the Boltzmann constant, and T is the absolute temperature.
Note that the cell current Ij depends upon the transistor sizes and the WL
voltage VWL.
Note that typically the WL voltage VWL is identical for all rows in the
memory array with a few exceptions such as [30] which modulate VWL to tune
the cell current Ij. The effects of rise and fall time, and delay variations, can
be mitigated by carefully designing the WL pulse generators. The noise in
QA is dominated by threshold voltage spatial variations. Indeed, using the
typical values from Table 3.2, we find that σIj/Ij ranges from 8% to 25%,
while σTj/Tj ranges from 0.5% to 3%.
Energy and Delay Models: The average energy consumption in the QA
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model is given by:
EQA = E [Va]VddC + Esu (3.17)
where Esu represents the energy consumed in toggling the switches φjs. Equa-
tion (3.17) shows that the energy consumption in the QA model increases
with C ∝ array size, the supply voltage Vdd, and the mean value of the
dot-product E [Va].
The delay of the QA model is given by:
TQA = Tmax + Tsu (3.18)
where Tsu is the time required to precharge the capacitors and setup currents,
and Tmax = max{Tj} is the longest allowable pulse-width.
3.2.2 The Current Accumulation (IA) Model
The IA model (Fig. 3.2(b)), commonly employed resistive crossbar arrays
[43, 45] and more recently in CMOS-based in-memory architectures, e.g.,
[32–34, 37], realizes the dot-product in (3.1) by driving a resistive path of








(Vj − Vo)Gj (3.19)
where Vo is the output voltage. The IA model is defined by the mapping of the
variables in (3.1) as follows: yo → Io, wj → Gj, and xj → (Vj − Vo). Typical
parameters values of the IA model are: Gj (from a few kΩ
−1s (MRAM) [90]
to hundreds of kΩ−1 (RRAM) [91]), and Vj (couple of hundred mV).
Unlike the QA model, the IA model does not suffer from clipping due
dynamic range limitations of the BL. However, clipping can still occur if
Io exceeds the input dynamic range of the current sensing circuits in the
periphery of the array. Some in-memory architectures [32, 33, 37] employ
voltage sensing where the voltage Vo is permitted to change and used for
sensing opposed to sensing Io. In these architectures, a severe non-linearity
is observed due to the dependence between the Gj and Vo, thereby requiring
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non-linear A/D conversion at the output [33].
Noise Models: Noise contributions in IA arise from: (1) spatial conduc-
tance variations; (2) write noise; and (3) thermal noise currents in the resis-
tors. We will assume that the IA compute model does not clip. Hence, the
dot product output Ia corresponding to ya in (3.2) is given by:









where ie is the current domain noise term due to circuit non-idealities corre-
sponding to the term ηe in (3.2), gj ∼ N (0, σ2Gj) accounts for the write noise,
spatial variations and mismatch, and iθj ∼ N (0, σ2θj) is the thermal and shot
noise current components whose standard deviation is given by:
σθj =
√
(2q(Vj − Vo) + 4kT )(TIA)−1Gj (3.21)
where TIA is the current sensing period, and q is the electron charge. Typ-
ically spatial variations and write noise components dominate the overall
SNR, e.g., MRAM spatial variations can be has high as 7% [92] and the
write noise in ReRAM can be as high as 4% [91].
Energy and Delay Models: The average energy consumption in the IA
model is given by:
EIA = E [Io]VddTIA + Esu + Esense (3.22)
where Esu represents the energy costs associated with establishing the volt-
ages and charging internal node capacitances, and Esense is the energy needed
by the sensing (readout) circuits. Equation (3.22) shows that the energy con-
sumption in the IA model increases with the sensing period TIA, the supply
voltage Vdd, and the mean value of the dot-product E [Io].
The delay of the IA model depends on the sensing scheme and the resolu-
tion of the outputs required. Typically the output currents are integrated an
a sampling capacitance before digital conversion [93]. The minimum delay
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of the IA model TIA, is given by:




where Tsense is the sampling time required for sensing, Tsu is the time required
to establish the output voltage Vo and for the currents to stabilize, Csample is
the sampling capacitance and Io,max is the maximum output current. For an
8-b resolution, sampling capacitances in the order of 10 fF are required.
Comparing the first terms in (3.17) and (3.22) we find that IA is efficient
with larger arrays and where the BL capacitance are larger. However, these
benefits will diminish with increasing sensing resolution requirements.
3.2.3 The Charge Sharing (QS) Model
The CS model (Fig. 3.2(c)) is commonly employed to perform the addi-
tions in (3.1). The multiplications in (3.1) are separately computed via
charging/discharging capacitor Cj in proportion to the product wjxj (j =
1, . . . , N) as in [29, 31], or by employing explicit multiplier circuits such as
in [28,49]. The N capacitors share charge via a sequence of switching events







The CS model is defined by the mapping of the variables in (3.1) as follows:
yo → Vo, and wjxj → Vj. The capacitors Cj are typically identical metal-on-
metal (MOM) capacitors with values ranging from 1 fF to 10 fF [28,31].
Noise Models: Assuming metal-on-metal (MOM) capacitor to realize Cjs,
the noise contributions in QS arise from: (1) capacitor mismatch [94]; (2)
charge injection due to switching [95]; and (3) thermal noise. Unlike QA,
and similar to IA, the QS model does not suffer from clipping noise and
distortion. Hence, the dot-product output Va corresponding to ya in (3.2) is
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given by:






(Cj + cj)(Vj + vθj + vj)
where ve is the voltage domain noise term due to circuit non-idealities cor-
responding to the ηe in (3.2), vj is the noise is due to charge injection,
cj ∼ N (0, σ2Cj) is the capacitor mismatch, and vθj ∼ N (0, σθ,j) is the thermal














where κ is a technology- and layout-dependent Pelgrom coefficient [94], 0 ≤
p ≤ 1 is constant that depends on the layout of the switch transistor, Cox is
the gate oxide capacitance per unit area, and W and L are the width and
length of the switch transistor. The effect of noise in the QS compute model
can be minimized by increasing the capacitors sizes at the expense of energy
consumption as seen from (3.29) below.
Energy and Delay Models: The average energy consumption in the QS




E [(Vdd − Vj)]VddCj + Esu (3.29)
where Esu includes energy cost for the switches φjs.
The delay of the QS model is given by:
TQS = Tshare + Tsu (3.30)
where Tshare is the time required for charge sharing to complete, and Tsu is
the time required to precharge the capacitors to the desired voltages Vj.
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Table 3.2: Estimated parameters for a representative 65 nm CMOS process
Parameter Value Parameter Value
QA
k′ 220µA/V2 α 1.8
σT0 2.3 ps σVt 23.8 mV
∆VBL,max 0.8 V-0.9 V VWL 0.4 V − 0.8 V
Vt 0.4 V T0 100 ps
IA q 1.6e-19 C σGj 1%-10%
QS




T 270 K k 1.38e-23 JK−1
Vdd 1 V
3.2.4 Summary of In-memory Compute Models
Table 3.2 tabulates the parameters of all three in-memory compute models
in a representative 65 nm CMOS process. The in-memory compute models in
this section describe the realization of an analog BL computation of a multi-
bit dot-product (3.1) by mapping the inputs xj, weights wj and the output
yo to physical variables such as charge, current, voltage, and capacitance.
Since the multi-bit dot-product computation in (3.1) is high-dimensional, it
is clear that the dynamic range and therefore SNR limits imposed by the
analog nature of BL computations will be reached at some point. It is for
this reason that most, if not all, in-memory architectures resort to some form
of arithmetic-level decomposition which partially binarizes the multi-bit dot-
product in (3.1) in order to limit the BL dynamic range and then employs one
or more of the in-memory compute models, the exception being CM [28,49],
which limits the BL dynamic range by sequentially processing dot-products.
In either case, the dynamic range and hence SNR limits the number and
precision of BL computations per read cycle and hence the overall energy-
efficiency of in-memory architectures.
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in-memory Architectures
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Figure 3.4: The proposed compositional framework for in-memory architec-
tures.
3.3 A Compositional Framework for In-memory
Architectures
In this section, we present a compositional framework (see Fig. 3.4) that em-
ploys mixed-signal arithmetic decomposition methods to binarize the multi-
bit dot-product in (3.1) and then employs one or more of the in-memory
compute models from Section 3.2 to construct a variety of in-memory archi-
tectures. In doing so, the compositional framework offers a systematic way
to compare and analyze current and future in-memory architectures in terms
of their fundamental energy-efficiency and accuracy trade-offs.
Though the framework in Fig. 3.4 indicates that there are twelve possible
in-memory architectures, not all will be attractive due to intrinsic circuit
limitations. For example, though all four of QA-(BB,BM,MM,MB) architec-
tures are all possible the QA-BM, QA-MM, QA-MB architectures may not
be attractive as they severely restrict the output precision By and/or the
dot-product length N . Similarly, architectures IA-BM, IA-BM, and IA-MB
are all realizable. However, IA-BM, IA-MB and IA-MM require WL access
pulses that are amplitude-modulated, which can be challenging to realize due
to the non-linear relationship between the WL voltages and the BC currents.
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Finally, the architectures QS-BB, QS-BM are possible in principle, but QS-
MM and QS-MB are not possible unless an explicit multiplier is employed or
another compute model is used. Overall, 8 of 12 architectures are feasible in
practice with some being more challenging than others.
In this section, we first present the four mixed-signal decomposition meth-
ods (MM, BM, MB, and BB) followed by the construction of six architectures
that are deemed to be practical, viz. QA-BB, QA-BM, QA-MB, QS-BB, QS-
BM, and CM, which is a composite architecture employing both the QA and
QS compute models. In the following, we refer to computations in which
both the weight and activations are binary-valued as binarized, and those
with binary-valued weights and multi-bit inputs as binary-weighted. Further-
more, we employ the term powers-of-two summing to refer to the summing
of multiple variables which are weighed with powers-of-two coefficients as in
(3.31)–(3.32).
3.3.1 Mixed-signal Arithmetic Decomposition
Any N -dimensional vector w of Bw-b unsigned scalars wj (j = 1, . . . , N) can





where ŵi ∈ {0, 1} is a N -dimensional binary vector comprising the i-th bit





Different number representations, e.g., signed, will result in a different map-
ping from a bit-vector representation to the numerical value of the scalar
wj.

















Figure 3.5: SRAM bit-cells employed for in-memory computing: (a) standard
6T [28], (b) single-ended 8T [34], and (c) a 10T [29]. Access transistors that






































where, (z)a indicates that the computations z are implemented in analog via
one or more of the in-memory compute models QA, QS, and IA described
in Section 3.2. The notation for the decomposition in (3.33)-to-(3.36) is
obtained by concatenating symbols M (for multi-bit) and B (for binary) rep-
resenting the precision of weights and activation in order, e.g., BM indicates
that the weights are binary and the activations are multi-bit.
Though (3.33) to (3.36) assume unsigned w and x, a similar set of expres-
sions can be obtained for other number representations [35]. In this chapter,
we limit our study to CMOS based in-memory architectures that accommo-
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Figure 3.6: Systematic composition of in-memory architectures using the
framework in Fig. 3.4: the (a) QA-BB, (b) QA-BM, (c) QS-BB, (d) QS-BM,
(e) QA-BM, and the (e) CM architectures.
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3.3.2 The QA-BB Architecture
The QA-BB architecture in Fig. 3.6(a) employs a 6T [38] or 8T [34] (see
Fig. 3.5(a)-(c)) within the QA model (see Section 3.2.1) and the BB mixed-
signal arithmetic decomposition method (3.36). This architecture imple-
ments a fully-binarized dot-products on the BLs by mapping the input bit
x̂i,j to the WL access pulse VWL while the weights ŵi,j are stored across Bw
columns of the BCA so that the BC currents Ii,j ∝ ŵi,j. The voltage dis-
charge on the BL (∆VBL) and the BL capacitance CBL correspond to Vo and
C in (3.11), respectively. The QA-BB architecture sequentially (bit-serially)
processes one multi-bit input vector x in Bx in-memory compute cycles fol-
lowed by a power-of-two summing (POTS) of the binarized dot-products
digitally to obtain the final multi-bit dot-product (3.1).
By substituting C = CBL and Vo = ∆VBL in (3.17), the average energy
per dot-product EQA-BB for the QA-BB architecture, assuming the use of the
single-ended 8T-SRAM cell in Fig 3.5(b), is obtained as follows:
EQA-BB = BwBxEQA +BwBxEadc + Emisc (3.37)
where Eadc is the energy consumption of one ADC operation, and Emisc
encapsulates the energy cost of pulse generation, driving switches, digital
computations, charging intermediate capacitance, and others. Typically the
first term in (3.37) dominates the overall energy consumption as EADC gets
amortized over dot-product length N and Emisc is expected to be negligible.
3.3.3 The QA-BM Architecture
The QA-BM architecture in Fig. 3.6(b) employs a 6T [96] or 8T SRAM BC
[30] within the QA model (see Section 3.2.1) and the BM mixed-signal arith-
metic decomposition method (3.34). This architecture implements binary-
weighted dot-products on the BLs by mapping multi-bit inputs xj to WL
access pulse widths Tj while the weights ŵi,j are stored across Bw columns
of the BCA as in the QA-BB architecture. The QA-BM architecture pro-
cesses one multi-bit input vector x in one in-memory compute cycle so that
the voltage discharge ∆VBL on the BLs are proportional to binary-weighted
dot-products. The column outputs are powers-of-two summed (POTS) to
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obtain the final multi-bit dot-product (3.1).
The energy model of the QA-BM architecture is obtained by substituting
C = CBL and Vo = ∆VBL in (3.17), the average energy per dot-product
EQA-BM for the QA-BM architecture, assuming the use of the single-ended
8T-SRAM cell in Fig 3.5(b), is given by:
EQA-BM = BwEQA +BwEadc + Emisc (3.38)
where the first term dominates the overall energy consumption as Eadc gets
amortized over N and Emisc is small.
The throughput of the QA-BM architecture is higher as compared to the
QA-BB architecture since its computations are completed in a single in-
memory compute cycle. However, the energy-efficiency of QA-BB architec-
ture scales better (linearly) with the input precision Bx (see (3.37)) compared
to the QA-BM architecture whose energy scales exponentially with Bx (see
(3.38) and (3.17)).
3.3.4 The QS-BB Architecture
The QS-BB architecture in Fig. 3.6(c) modifies the 6T BC to include a ca-
pacitor Co, e.g., a MOM capacitor in [31, 35], and additional switches to
realize multiplication within the bitcell and BB mixed-signal arithmetic de-
composition method (3.36). This architecture implements a fully binarized
dot-product by storing the weights ŵi,j across Bw columns of the BCA and
by mapping the binary input x̂i,j to the multipliers. The multiplication op-
eration proceeds by charging the capacitor Co to Vdd based on the value of
x̂i,j and then discharging it based on ŵi,k. The multiplication operation is
followed by a QS operation so that the voltage across the capacitors in each
column is proportional to fully binarized dot-products. The QS-BB archi-
tecture sequentially (bit-serially) processes one multi-bit input vector x in
Bx in-memory compute cycles followed by power-of-two summing of (POTS)
the binarized dot-products digitally to obtain the final multi-bit dot-product
(3.1).
The energy model of the QS-BB architecture is derived from (3.29) by
substituting all Cj’s with Co. The average energy per dot-product EQS-BB
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for QS-BB architecture is given by:
EQS-BB = BxBw(EQS +NEmult) +BxBwEadc + Emisc (3.39)
Emult = E[x̂i,j(1− ŵi,j)]CoVdd
where Emult is the average energy required for the switching operations that
implement a multiplication. Typically, the first term in (3.39) dominates the
overall energy consumption as Eadc gets amortized over the dimension N and
Emisc is small.
3.3.5 The QS-BM Architecture
The QS-BM architecture [29] in Fig. 3.6(d) employs a modified BC to include
a capacitor Co and additional switches for multiplication within the QS model
(see Section 3.2.3) and BM mixed-signal arithmetic decomposition method
(3.34). While the works such as [29] employ the parasitic capacitances on the
BL within the BC, an explicit MOM capacitor is assumed in this analysis for
simplicity. This architecture implements a binary weighted dot-product by
storing the weights ŵi,j across Bw rows of the BCA and by providing multi-bit
analog input xj to the multiplier. The multiplication is implemented by first
charging the capacitor Co to a voltage proportional to xj and then discharging
it based on ŵi,k. The multiplication is followed by a QS operation across the
rows so that the final voltage across the capacitors in each row is proportional
to binary-weighted dot-product. Thus, the QS-BM architecture processes one
multi-bit input vector x in one in-memory compute cycle to compute binary-
weighted dot-product that are power-of-two summed (POTS) digitally to
obtain the final multi-bit dot-product (3.1).
The average energy per dot-product EQS-BM for the QS-BB architecture is
obtained from (3.29) as:
EQS-BM = Bw(EQS +NEmult + Eadc) + Emisc
Emult = E[xj(1− ŵi,j)]CoVdd (3.40)
where Emisc also includes the energy consumption of the digital to analog
converters (DACs) used for converting xj into the analog domain. Since the
DACs are shared across multiple dot-products, its energy is expected to get
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amortized over the number of rows. QS-BM achieves a higher throughput
than QS-BB architecture since it executes all its computations in one in-
memory compute cycle. QS-BB and QS-BM have comparable energy for the
same inference accuracy as seen from (3.39)-(3.40).
3.3.6 The QA-MB Architecture
The compositional framework (see Fig. 3.4) suggests the QA-MB architec-
ture in Fig. 3.6(e) as a viable option even though it is yet to be imple-
mented. The QA-MB architecture in Fig. 3.6(e) can employ a 6T or 8T
(see Fig. 3.5(a)-(c)) within the QA model (see Section 3.2.1) and the MB
mixed-signal arithmetic decomposition method (3.36). This architecture im-
plements binary-input multi-bit weight dot-products on the BLs by storing
wj in a single column across NBw rows of the BCA, while mapping its bits
to powers-of-two weighed WL access pulse-widths Tj and the input bits x̂i,j
to the WL access pulse amplitude VWL. The voltage discharge on the BL
(∆VBL) and the BL capacitance CBL correspond to Vo and C in (3.11), re-
spectively. The QA-MB architecture sequentially (bit-serially) processes one
multi-bit input vector x in Bx in-memory compute cycles that result the
binary-input multi-bit weight dot-products per-column. This is followed by
a power-of-two summing digitally to obtain the final multi-bit dot-product
(3.1).
By substituting C = CBL and Vo = ∆VBL in (3.17), the average energy per
dot-product EQA-MB for the QA-BB architecture, assuming the use of the
single-ended 8T-SRAM cell in Fig 3.5(b), is obtained as follows:
EQA-MB = BxEQA +BxEadc + Emisc (3.41)
where Eadc is the energy consumption of one ADC operation, and Emisc
encapsulates the energy cost of pulse generation, driving switches, digital
computations, charging intermediate capacitance, and others. Typically the
first term in (3.41) dominates the overall energy consumption as EADC gets
amortized over the dot-product length N and Emisc is expected to be neg-
ligible. QS-MB and QS-BB have comparable throughput. However, for the
same accuracy, QA-MB is more energy efficient especially with increasing
Bw, as seen from (3.39)-(3.41).
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3.3.7 Compute Memory (CM)
CM [26, 28, 49] in Fig. 3.6(f) employs a 6T SRAM BC within the QA (see
Section 3.2.1) and QS (see Section 3.2.3) models and the MM mixed-signal
arithmetic decomposition (3.33). In the most general case, CM strives to
implement a Bw × Bx-b dot product directly by mapping Bx-b inputs xj to
pulse width Tj and/or amplitude VWL,j of the WL access pulses and storing
Bw-b weights wj in a column-major format across Bw×N rows. In practice,
CM realizations such as [28] employ powers-of-two weighted WL access pulse-
widths for Bw rows so that the voltage discharge ∆VBL on the j-th BL is
proportional to the weight wj. The product wjxj is realized using a per-
column charge redistribution-based multiplier, followed by a QS stage to
aggregate the N multiplier outputs. In this way, CM computes the Bw×Bx-
b dot-product (3.1) in analog in a single in-memory compute cycle.
The average energy per dot-product ECM for CM is obtained by substitut-
ing C = CBL and Vo = ∆VBL in (3.17), and using (3.29) to get:
ECM = 2NEQA + EQS + Emult + Eadc + Emisc (3.42)
where Emult is the energy consumption of the mixed-signal multiplier. The
first term in (3.42) is the energy consumed by the QA stage where the factor
2 accounts for discharge on both BL and BL-bar required to realize signed
weights [49] using a standard 6T-SRAM. The second term (3.42) is the energy
consumed by the aggregation due to the use of the QS model with identical
capacitors Co.
CM’s unique feature is its ability to realize multi-bit product wjxj on the
BLs in a single in-memory compute cycle. While binary-weighted architec-
tures QA-BB, QA-BM, QS-BB and QS-BM consume the BL dynamic range
to realize binary-weighted dot-products, CM does so to implement a few
(single) multi-bit products. Similar to QA-BB and QS-BB which employ
bit-serial inputs, CM needs multiple in-memory compute cycles to realize a
multi-bit MVM. The number of cycles to realize a multi-bit MVM in CM
scales with matrix dimensionality while in QA-BB and QS-BB, the number
of cycles is proportional to the input precision.
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3.4 Conclusions
The chapter presents a compositional framework to understand the rela-
tionship between various in-memory architectures. The existing in-memory
architectures can be derived using this framework, and are tabulated in Ta-
ble 3.1. Many new architectures that can be derived from this framework.
It is not clear how these architectures compare with each other, and when
one architecture should be chosen over the other in terms of latency, en-
ergy and accuracy trade-offs. This trade-off is difficult to quantify even for
a specific architecture because it is a function of precision, dimensionality
and the compute model being used. Chapter 4 presents a methodology to
analyze in-memory architectures in terms of its compute SNR and energy
consumption.
Derivations of Equations (3.13), and (3.15)
Derivation of (3.13):
We first use an α-law transistor current equation for modeling the SRAM




k′(VWL − Vt)α (3.43)
Assuming that the threshold voltages are randomly distributed with a mean
Vt and standard deviation σVt , variations in the cell currents (ij) due to
threshold voltage variations (δVt) can be approximated using a first order
Taylor expansion:





















A realistic VWL curve would have a non-linear rise/fall curves (black curve in
Fig. 3.3(b)). We use a simple linear approximation can be made (red curve
in Fig. 3.3(b)) in order to simplify the analysis. Under this linear approxi-
mation, and modeling the SRAM cell current as an ideal current source with
α-law current equation (3.43), the total current discharge associated with
j-th cell Vo,j can be shown to be:




















(Tj − trf) (3.46)
Therefore, a correction factor trf described in (3.15) will account for the
correction to the discharge time due to rise and fall effects of the WL pulse.
This correction factor due to rise and fall time is predictable and can be
largely corrected for by pre-calibrating the pulses.
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CHAPTER 4
SIGNAL-TO-NOISE RATIO ANALYSIS OF
IN-MEMORY ARCHITECTURES
Chapter 3 demonstrated how a specific choice of an in-memory compute
model combined with a specific mixed-signal arithmetic decomposition method
results in unique in-memory architecture, e.g., QA-BB, QA-BM, QS-BB,
QS-BM, QA-MB, and CM. Each of these architectures has a unique com-
pute SNR (Section 3.1) that describes the accuracy of their in-memory dot
product computation. The compute SNR is dictated by the noise sources
in the associated in-memory compute models modulated by the arithmetic
decomposition employed by these architectures.
This chapter adopts a communication-inspired view of DIMA to analyze
the compute SNR of DIMA and relate it to its energy consumption. The
SNR analysis leverages the compositional framework, the compute models,
and their associated noise models presented in Chapter 3. The SNR analysis
presented this chapter allows us to predict in in-memory architecture trends
and develop design guidelines for in-memory IC designers.
4.1 SNR Analysis of In-memory Architectures
This section derives expressions for the compute SNR for three distinct in-
memory architectures – QA-BB in Fig. 3.6(a) (based on [30]), QS-BM ar-
chitecture in Fig. 3.6(b) (based on [29, 31]), and CM in Fig. 3.6(c) (based
on [28,49]) – as representatives of the three compute models.
We use the compute SNR metrics – analog SNRa, digitization SNRd, and
total SNRT described in Section 3.1 – to characterize these architectures.
SNRa quantifies the impact of circuit non-idealities and input quantization
noise, SNRd quantifies the impact of digitization via the ADC, and SNRT
considers all the noise sources in the in-memory architectures. In this chap-



















Figure 4.1: Methodology for validating the analog SNR (SNRa) and total
SNR (SNRT) expressions for various architectures.
Such SNR analysis of in-memory architecture will enable circuit designers to
evaluate in-memory architectures across its vast design space without having
to perform computationally intensive sample-accurate simulations. However,
such sample-accurate simulations would be necessary to validate the accu-
racy of the SNR analysis. Next, we present a validation methodology to do
just that.
4.1.1 Validation Methodology
Figure 4.1 describes our compute SNR validation methodology. We obtain
parameters for the noise models in Section 3.2 from component level Monte-
Carlo simulations in TSMC 65 nm GP process. The noise model parameters
were validated with measurements from our in-memory computing prototype
IC [28,53] when possible. The final noise model parameters are summarized
in Table 3.2.
Empirical behavioral models incorporating the circuit non-linearity were
developed from SPICE simulations. This is particularly important for the
QA compute model, where the effects of non-linearity could impact SNR.
These non-ideal analog effects and noise models were then incorporated to
estimate the SNRa for compute models. The average difference in SNR due
to non-linearity was found to be 0.4 dB and 0.1 dB for QA and QS compute
models, respectively.
Architectural SNR expressions were validated against the sample-accurate
SNR of the in-memory architectures with noise injection using the noise
models in Section 3.2. Noise injection was performed via instantiation of
random variables with statistics as per noise models and reported results
correspond to ensemble averages over 1000 instances.
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The analysis in the following sections employs circuit and architecture
parameter values listed in Table 3.2. We assume SRAM with the number of
rows fixed at 512 for CM and QA-BB architecture resulting CBL = 270 fF
(in 65 nm CMOS). We assume the impact of rise and fall time γrf (3.15) is
minimized via calibration. The energy and accuracy are tuned using VWL in
CM and QA-BB, and using Co in QS-BM architectures. We assume zero-
mean signed weights wj drawn independently from a weight distribution and
unsigned inputs xj also drawn independently from an input distribution.
Next, we begin with CM as it is an MM architecture employing both QA
and QS models, thereby allowing us to explore trade-offs between various
noise sources.
4.1.2 CM SNR Analysis
The CM architecture that implements signed operations is described in [49].
The expressions σ2ηc and σ
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where (x)+ = max(x, 0), kclip is the ratio of the maximal-to-unit BL dis-
charge, and σD is the normalized standard deviation of bit-cell current mis-








Since the variations in bit-cell currents dominate, (4.2) neglects the impact
of pulse width variations, and the noise sources in QS. Note that, however,
that these noise sources were considered while performing sample-accurate
simulations used for comparison.
By substituting (3.10), (4.1), and (4.2) in (3.6) we obtain the SNRa ex-
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Figure 4.2: SNR trade-offs in CM with Bx = 6 and N = 128: (a) SNRa
as a function of Bw showing that an optimal value of Bw that balances
quantization and clipping noise exists, and (b) SNRT as a function of By
with Bw = 6. ‘E’ denotes SNR obtained from (4.4) and ‘S’ denotes sample-
accurate simulations using (3.12) and (3.25).
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In (4.4), observe that the denominator contains a quantization noise term
(first term) that decreases with Bw and a clipping noise term (third term)
that increases with Bw. This implies that there exists an optimal value of
Bw which maximizes SNRa. This can be seen in Fig 4.2(a) where the SNRa
peaks at Bw = 6 and Bw = 7 at VWL = 0.8 V and VWL = 0.7 V, respectively.
Another interesting trade-off is between clipping and circuit noise. For
example, for Bw = 7 in CM (Fig. 4.2(a)), SNRa is dominated by circuit non-
idealities when VWL = 0.6 V and dominated by clipping noise when VWL =
0.8 V. Furthermore, the clipping noise and noise due to circuit non-idealities
are balanced when operating with VWL = 0.7 V. In fact, we can show that
the clipping threshold kclip is proportional to σ
α
D indicating this relationship.
In order to determine the output precision By, recall that:
SNRd (dB) = SQNRy = 6By + 4.78− PAR(dB), (4.5)
where SQNRy and PAR are the signal-to-quantization-ratio and peak-to-
average-ratio of yo in decibels, respectively.
In fact the PAR can be adjusted at the risk of clipping yo before quan-
tization. We need to choose the smallest PAR = ζσy
σy
= ζ, while avoiding
additional clipping noise at the output. We assume distribution of dot prod-
uct output yo to be Gaussian by virtue of the Central Limit Theorem. Under
this assumption, if ζ ≥ 4 then ≥ 99.7% outputs avoid clipping. This is empir-
ically observed to yield minimal loss in SNRT as shown in Fig 4.3. Therefore,
substituting PAR = 12 dB in (4.5) we obtain SNRd(dB) = 6By−7.2 dB. Fur-
thermore, recall that we need SNRd > SNRa +9 dB to keep SNRT within half






Figure 4.2(b) shows that the choice of By using (4.6) and ζ = 4 ensures








Figure 4.3: SNRT of CM as a function of PAR (ζ) with Bw = 6, Bx = 6 and
VWL = 0.8 V. Each plot corresponds to a value of N ranging from 50 to 500
highlighting the fact that SNRT is independent of the dot product length.
that SNRT is independent of the dot product dimensionality N as seen in
Fig 4.3.
The ADC needs to quantize the output y in the range [−ζσy, ζσy]. In order
to design the appropriate ADC for CM we need to find the voltage domain
equivalent for this quantization range. The quantization range in the voltage








where ∆VBL,LSB is the unit bitline discharge. In (4.7), the factor of
√
N in
the denominator is due to the use of QS to aggregate multiplier outputs in
CM. The corresponding ADC quantization step (∆adc) in voltage domain is
given by Vr/2
By .
4.1.3 QA-BB SNR Analysis
In the QA-BB architecture, there are Bx×Bw sources of clipping noise, each
corresponding to the binarized dot products between {x̂i}Bxi=1 and {ŵi}
Bw
i=1.
The clipping noise from each of the binarized dot products contributes to the




Figure 4.4: SNR trade-offs in the QA-BB architecture with Bx = 6 and
Bw = 6: (a) SNRa as a function of N for different values of VWL showing
that clipping noise causes the SNR to drop as sufficiently high values of N ,
and (b) SNRT as a function of By showing that (4.10) correctly predicts the
required By. ‘E’ denotes evaluation of the expressions (4.8) and (4.9) and ‘S’
denotes sample-accurate simulations of (3.12).
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arithmetic in (3.36). The combined clipping noise reflected at the output y,






















where kclip is the ratio of the maximal-to-unit BL discharge.
Furthermore, each binarized dot product discharge also suffers from circuit











where σD is the normalized standard deviation bit-cell current mismatch
(4.3).
In QA-BB architecture, quantization noise minimally trades off with the
clipping noise and the noise due to circuit non-idealities. This is because the
final dot product y is obtained by the aggregation of many independently
computed binarized dot products. Nevertheless, we do observe a trade-off





decreases by reducing VWL as kclip increases. However reducing VWL increases
σD as well, thereby increasing σ
2
ηe . Since σ
2
ηc limits N and σ
2
ηe limits SNRa,
QA architectures exhibit a trade-off between dot product size N and SNRa
as seen in Fig. 4.4(a).
In QA-BB architecture, BwBx ADC operations are performed. We assume
that each conversion utilizes the same precision By to convert intermediate
binarized dot products. As this architecture corresponds to integer summing,






and the corresponding quantization range in the voltage domain (Vr) at the
input of the ADCs, derived at the end of the chapter, is given by:
Vr = min(N, kclip)∆VBL,LSB (4.11)
where ∆VBL,LSB is the unit discharge on the BL. This choice of output pre-
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cision and dynamic range is validated in Fig. 4.4 (b).
4.1.4 QS-BM
Since clipping does not occur in the QS compute model, the primary source
of noise is due to circuit non-idealities (σ2ηe). For QS-BM architecture σ
2
ηe ,













where the capacitor mismatch variance σ2Co , and thermal noise variance σ
2
θ
can be obtained using (3.26) and (3.28), respectively. Standard deviation of
charge injection noise σInj =
√
NE [x2]σwWLCOX/Co is derived from (3.27),
and we assume the mean of charge injection noise does not affect the SNR
as it can be easily corrected for. The QS-BM architecture demonstrates a
clear energy-accuracy-area trade-off as the SNR improves with larger Co (see
Fig. 4.5(a)) leading to a greater energy and area costs.
In QS-BM, Bw ADCs are invoked per dot product, and we assume they






and the corresponding quantization range in the voltage domain (Vr) at the
input of the ADCs, derived at the end of the chapter, is given by:
Vr = 4Vdd
√
E [x2] + σ2x
N
(4.14)
where the factor of
√
N in the denominator stems is due to the charge sharing
in QS compute model (3.24).
Figure 4.5(b) shows that predicted By results in a SNR loss of less than
0.5 dB as intended.
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Figure 4.5: SNR trade-offs in the QS-BM architecture with Bw = 7, and
N = 64: (a) SNRa as a function of Bx for different values of Co showing
that the SNR improves with Co, and (b) SNRT as a function of By for
different values of Co with Bx = 6 and Bw = 7, showing that (4.13) correctly
predicts the required By. Here, ‘E’ denotes evaluation of (4.12) and ‘S’
denotes sample-accurate simulations of (3.25).
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4.2 Trends and Trade-offs
Since in-memory architectures exhibit a fundamental trade-off between their
compute SNR and energy consumption, in this section, we study this trade-
off as a function of the dimensionality N , input precision Bx, and weight
precision Bw. We discuss the practical limitations associated with large dot
product sizes. We show the impact of the choice of compute models and
the dot product lengths on the ADC requirements. Furthermore, we provide
guidelines for choosing and designing suitable architectures and correspond-
ing operating conditions to maximize the energy-delay product (EDP) for a
given required accuracy.
The trade-off between the compute SNR and energy is studied by leverag-
ing the compute SNRs, and energy models for QA-BB (3.37), QS-BM (3.40),
and CM (3.42) architectures. The parameters for these models are listed in
Table 3.2.
4.2.1 Impact of SNR Requirements
From the energy models, it is clear that energy consumption decreases with
decreasing SNR requirements. However, the rate at which the energy changes
depends on the compute model employed by the architectures. We find that
architectures dominated by QA noise such as CM and QA-BB are more
sensitive to SNR requirements than the QS-BM architecture.
In the following, we focus on the energy consumption of the BCA only
since it represents the bulk of the total energy consumption of in-memory
architectures, i.e., we set Emisc = Eadc = 0 in (3.37), (3.40), and (3.42).
Figure 4.6 shows that the BCA energy consumption for all three architectures
reduces with the analog SNR SNRa. In particular, we find that for every 6 dB
drop in SNRa, the compute energy reduces by 3.3× in CM and QA-BB, and
by 2× in QS-BM. Furthermore, SNRa of QA-BB suffers a catastrophic drop
before it reaches the limit established by input quantization noise. This
occurs due to an increase in the clipping noise variance σ2ηc , whereas QS-BM
and CM are able to approach the quantization noise limit as clipping noise
is small in the case of CM and clipping noise does not exist in QS-BM.
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4.2.2 Impact of Weight and Input Precision
The impact of weight and input precision on the energy of in-memory com-
puting depends on the way the multi-bit weights and inputs are mapped
on these architectures. The energy of QA-BB architecture scales with both
input and weight precision as it needs to compute BxBw binarized dot prod-
ucts to arrive at the final output. On the other hand, the energy of QS-BM
architecture depends only on Bw as only the weights are decomposed for
dot product computations. Comparing Fig. 4.6(a) and Fig 4.6(b) shows the
effects of changing the input precision Bx. The energy of QA-BB reduces
while the energy of QS-BM and CM shows minimal change.
Weight precision affects all three architectures but in different proportions.
CM shows the most change with Bw as the BL discharge ∆VBL ∝ 2Bw . This
can be observed by comparing the CM plot in Fig. 4.6(a) and Fig. 4.6(b).
4.2.3 Area-vs-SNR trade-offs
The energy and accuracy of the compute models are limited due to device
mismatches. These mismatches can be potentially mitigated at the cost of
area and hence memory density. For example, doubling the lengths and
widths of the access transistors can reduce the threshold voltage mismatches
by 2× in QA, leading to a 6 dB gain in SNR with similar energy. Simi-
larly, area trade-offs are seen in QS, where increasing capacitor size improves
accuracy.
4.2.4 Trends with Technology Scaling
The energy and accuracy trade-offs strongly depend on the underlying pro-
cess parameters. The simulations in Fig. 4.6 are based on 65 nm CMOS pro-
cess, and are generated using parameters in Table 3.2. As the CMOS process
technology scales, we expect improved energy efficiency and throughput due
to lower capacitance and lower supply voltage. However, we need to also
consider the impact of technology scaling on the noise sources. To study the
impact of technology scaling, we employed the SNR models from Section 4.1
and energy models ((3.37), (3.42), and (3.40)) with parameters scaled as per








Figure 4.6: Energy consumption trends as a function of SNRa with N = 300
for: (a) Bx = 3 and Bw = 5, (b) Bx = 1 and Bw = 5, and (c) Bx = 3 and
Bw = 4. Energy traded-off by tuning VWL in CM and QA-BB, and using Co
in QS-BM. The energy of consumption for all architectures increases linearly
with N as indicated by (3.37), (3.40) and (3.42). Note that Eadc and Emisc
are assumed to be negligible.
While in 65 nm CMOS process, the ratio of supply-to-threshold voltage
(Vdd/Vt) is around 2.5, it tends to decrease with technology scaling. The
lowered supply results in a higher probability of clipping for the same BL
swing in QA based architectures. The increased clipping noise in advanced
processes reduces the maximum achievable SNR in QA-BB architectures,
as seen in Fig 4.7(b). Furthermore, increased WL resistance due to width-
dependent scattering [98] in ≤ 16 nm technology nodes limits the smallest
WL pulse-width To, thereby increasing the clipping probability and energy
consumption. This effect can be observed in QA-BB (Fig 4.7(b)), and in CM
(Fig 4.7(a)), where the energy consumption in 11 nm and 7 nm technology
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Figure 4.7: Impact of CMOS technology scaling on the energy-vs-SNRa trade-
offs in: (a) CM, (b) QA-BB, and (c) QS-BM architectures with Bx = 3,
Bw = 5, and N = 300. Technology scaling trends estimated based on ITRS
tables [97]. FDSOI technology is assumed for 22 nm, 11 nm and 7 nm nodes.
nodes is higher than that at 22 nm for the same SNR. QS-BM architectures
(Fig 4.7(c)), due to the absence of clipping noise, show an improvement
in energy and throughput with technology scaling. However, due to the
increased wire-load capacitance and resistance, throughput improvements
slow down for 11 nm and 7 nm technology nodes.
4.2.5 Challenges in Analog-to-Digital Conversion
The cost of ADC becomes particularly important while operating with a
small Vr, since high-resolution ADCs are required. ADCs that are pitch
matched to the array are typically noise-limited as they operate with very
limited area budget. For example, an ADC with 1 mV quantization step will
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Figure 4.8: Impact of ADC quantization step on SNRT with Bx = 3 and
Bw = 5 as a function of N using ADCs with quantization steps of: (a) 1 mV,
(b) 5 mV, and (c) 25 mV. CM and QA-BB operate with VWL = 0.8 V and
VWL = 0.75 V, respectively, and Co = 4 fF in QS-BM.
require the thermal noise floor to be in the order of 0.3 mV to guarantee
accurate conversion with >99% probability, thus requiring capacitors in the
order of 100 fF. Such a capacitor needs the same area as 20 6T SRAM bit-









where ∆adc is the ADC step size in voltage domain, Vr is the voltage range
that need to be quantized, and β can be estimated from the Schreier figure
of merit [101, 102]. Considering the recent ADCs tabulated in [103], the
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best Schreier figure of merit is about 180 dB as of the year 2019, leading to
β = 7.5× 10−4 fJV2 with Vdd = 1 V.
The ADC energy can easily dominate while operating with large dot prod-
uct lengths in architectures that use QS compute models. Equations (4.7)
and (4.14) show that Vr reduces with increasing N in CM and QS-BM archi-
tectures, respectively.
Figure 4.8 shows SNRT as a function of N with fixed quantization step
∆adc. We find that operating with ∆adc = 1 mV does not impact SNRT in any
architecture, as the required ∆adc is greater than 1 mV for all N . Operating
with ∆adc = 5 mV results in SNRT decreasing for QS-BM and CM, while QA-
BB remains unaffected. Interestingly, operating with ∆adc = 25 mV affects
QA-BB only for N < 140. This is because Vr in QA-BB in fact increases
with N . Note that designs with such increase in Vr may result in clipping for
large N .
4.3 Design Guidelines
Discussion in Section 4.1 and 4.2 shows the relationships between the dot
product length N , the SNR, computation energy, and ADC energy. It is clear
that the application requirements determine the choice of architectures and
that there is not a single architectural choice that is optimal for all scenarios.
Below are a few considerations for designing in-memory architectures based
on the applications requirements:
• QA based architectures are a better choice to minimize energy for low-
SNR applications. Meanwhile, QS based architectures are a better
choice to operate with higher SNR requirements, e.g., Fig. 4.6 shows
that QA-BB is more energy-efficient than QS-BM for SNR<10 dB.
• The dot product size N can be traded off with SNR for a given array
in QA-BB architecture. Therefore, a dot product can be partitioned
across multiple banks in order to boost SNR. Additionally, QA-BB
architecture allows a variety of input precision and weight precision
on the same hardware. This makes QA-BB a suitable architecture to
exploit energy-vs-accuracy trade-offs via compiler-driven methods such
as those described in [54].
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• ADC quantization step size should decrease with the dot product size
N for QS-based architectures. A rule of thumb in choosing the ADC
step size is to set ∆adc =
√
G/N , where G is a constant that depends on
the architecture, data statistics, and the SNR, e.g., it can be obtained
from (4.14) and (4.7).
4.4 Conclusions
In this chapter, we analyzed the precision and accuracy limits of in-memory
architectures. We studied three in-memory architectures and found that: (a)
the SNR of in-memory dot products is often limited by circuit non-idealities,
(b) large vector lengths lead to ADC challenges in QS architectures, and (c)
clipping in QA-based operations results can limit dot product lengths.
The ADC challenge in QS due to the decrease in Vr with N can be partially
mitigated by exploiting sparsity in inputs x during charge sharing, as in
[35,56]. The effects of circuit non-idealities in these in-memory architectures
can be mitigated through circuit and algorithmic techniques. For example,
the effects of charge injection noise in QS were mitigated via calibration
in [31] and through the use of additional switches in [104]. Redundancy and
error compensation techniques could also be explored to address accuracy
limitations. We study such techniques in Chapter 5 and Chapter 6 where
on-chip learning and data encoding methods are used to address circuit non-
idealities, respectively.
Derivations of Equations (4.1), (4.2), (4.7), (4.8), (4.9),
(4.12), and (4.14)
Derivation of (4.1):
In the CM architecture, clipping occurs when weights are read from memory.
We can therefore write:
ηc = λw
Tx
where λw is a vector of clipping noise terms, each element of which represents
an additive noise corrupting each weight due to clipping. The clipping noise
terms can be assumed to be independent from each other and from the inputs.
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where the clipping noise λ is modeled as a mixture of three independent
random variables as follows: We assume the λ is zero mean uniformly dis-
tributed between [−(wmax − wclip), wmax − wclip] given |w| > wclip. Fur-




by virtue of Chebyshev’s inequality,












so that (4.1) follows.
Derivation of (4.2):







where δ is the noise term due to circuit non-idealities per weight discharge.






and assuming the weight bits are equally likely to be 0 or 1, (4.2) follows.
Derivation of (4.7):
In CM, BL discharge is given by:
∆VBL = 2
BWVBL,LSBwi
and therefore after multiplications and aggregations via charge sharing volt-















NE[x2]σ2w, we get (4.7).
Derivation of (4.8):










where λi,j is the clipping noise term for every bit-wise dot product. Note that
the nature of two’s complement arithmetic makes the overall clipping noise
zero-mean in spite of the individual clipping noise terms being non zero-













where the clipping noise term is λ = (yBL − yclip)1{yBL>yclip} where yBL is the
discharge on a bit-line per bit-wise dot product. Assuming weight and input
bits to be independent and equally likely to be 0 or 1, we obtain that yBL





















and thus (4.8) follows.
Derivation of (4.9):
In the QA-BB architecture circuit non-idealities are manifested whenever a
bit-cell is discharged, i.e., whenever an input and corresponding weight bit










where δi,j,k is the noise term due to circuit non-idealities which occurs when
accessing the bit-cell at location (i, k) during the jth cycle. Assuming the



















term is due to the necessity of both input and weight bits to
equal 1. Thus, (4.9) follows.
Derivation of (4.12):
From noise model of QS compute model(3.25) and BB decomposition (3.36)





















Neglecting the noise term in the denominator as it is averaged with N , and



















Substituting capacitor mismatch variance σ2Co , and thermal noise variance σ
2
θ





NV 2ddE[x2]0.5σ2Co + C
2






















In QS-BM, we estimate binary-weighted dot-product in each column using







Since in Vi is the ADC input in QS-BM we need its standard deviations to
estimate Vr. Since wi,j is binary-valued,
E[V ] = VddE[x] = 0.5Vddµx




Since Vr = 8
√






DIMA IC realizations [55, 96] by implementing low-swing analog computa-
tions on the BLs have demonstrated > 50× EDP gains over their digital
counterparts. However, their analog nature combined with stringent area
constraints makes computations on DIMA susceptible to PVT variation and
other circuit non-idealities. Indeed, the analysis in Chapter 4 characterizes
the impact of DIMA’s non-ideal analog behavior on the SNR of the compu-
tations, where we observe that the SNR of DIMA trades off with its energy
consumption and latency. For example, in compute memory as per (3.42),
reducing the BL voltage discharge ∆VBL reduces the energy consumption
and the SNR of the dot-products simultaneously. Therefore, if DIMA’s EDP
gains are to be enhanced even further, one needs to develop algorithmic
techniques to overcome the impact of reduced compute SNR.
This chapter1 studies the use of an on-chip training [49] in order to over-
come the impact of circuit non-idealities and hence enhance DIMA’s EDP
gains. Since ML algorithms employ data-driven training methods to learn
sufficient statistics for accurate inference, it is possible to harness the power
of such methods to realize an on-chip learning set-up whereby the training
method adapts to both data statistics and the statistics of non-ideal cir-
cuit behavior such as those due to process variations. The use of on-chip
learning is demonstrated using a 65 nm CMOS IC prototype that realizes
a robust deep in-memory support vector machine (SVM) classifier IC using
a SGD-based on-chip trainer. SGD-based training [105] was chosen since
it is commonly employed to train many ML systems, including deep neu-
ral networks (DNNs), leading to the possibility of other applications of this
work.
1Adapted from: Sujan K. Gonugondla, Mingu Kang, and Naresh R. Shanbhag, “A
variation-tolerant in-memory machine learning classifier via on-chip training” IEEE Jour-
nal of Solid-State Circuits (JSSC), 2018, c© IEEE. [49]
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5.1 Background
This section provides background the SVM algorithm, and its training via
the SGD algorithm.
5.1.1 Stochastic Gradient Descent (SGD)
Stochastic gradient descent (SGD) has emerged as one of the most effective
training algorithms for machine learning [105,106]. The SGD algorithm has
been used to train a variety of ML algorithms including the support vector
machine (SVM) [107]. The SVM is a maximum margin binary classifier which






where ŷk is the predicted class label, Xk = [X0,k, ..., XD−1,k]
T is the D-
dimensional input vector, and weights W = [W0, ...,WD−1]
T and a scalar
bias b are referred to as the parameters of the SVM algorithm. The SVM




(||W||2 + b2) + [1− yk(WTXk + b)]+ (5.2)
where λ is a regularization factor, yk is the true label for the data sample
Xk, and [x]+ = max{0, x}. The SGD algorithm minimizes the cost function
Q(W,Xk) averaged over the training set iteratively by updating the weight
vector as follows:

































where N is the batch size, m is the batch index, Wm is the weight vector
in the m-th batch, X
(m)
n is the n-th sample of the m-th batch, and γ is the
learning rate.
The primary inference computation in the SVM algorithm is the dot prod-
uct WTX. For SVM implementation on DIMA, the weights W are stored in
the BCA and accessed via functional read, while the BLPs execute element-
wise multiplication of W and X, and the CBLP aggregates the BLP outputs
to obtain the final dot product.
5.2 A Systems Rationale for On-Chip Training
This section provides a systems rationale for using the SGD algorithm on-chip
to compensate for PVT variations in DIMA. These variations are caused by
[28]: (1) spatial transistor threshold voltage (Vt) variations caused by random
dopant fluctuations [29]; (2) BL voltage dependence of the discharge path
(access and pull-down transistors in the bit-cell) current; and (3) the finite
transition (rise and fall) times of the PWM WL pulses. As a result, the func-
tional read step of DIMA, which accesses weights Wj stored in the j-th col-
umn, generates a BL discharge of ∆VBL,j = αjWj on the j-th BL. Therefore,
even though the BCA stores W = [W0,W1, ...,WD−1], DIMA implements the




(with αj = α(1 +
∆αj
α
)) is the per dimension proportionality factor.
Measured results show that this simple model captures the effects of spatial
PVT variations to a first order.















2) + [1− y(
D−1∑
j=0
βjWjXj,k + b)]+ (5.5)
The modified cost function Q′(W,X) can be shown to be convex in W,
which implies that the SGD algorithm converges to the global minimum in
the presence of PVT variations. However, as the proportionality factor βj is
unknown in practice and is die-specific, we employ a per dimension learning
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rate of γj = γ/βj to obtain following SGD update:

















which is identical to (5.3) except that it relies upon computation of the dot
product in the presence of spatial variations. In conventional digital archi-
tectures, on-chip training is ineffective in compensating for PVT variations
under reduced ∆VBL. This is because PVT variations with reduced ∆VBL
lead to increased sense amplifier bit errors including the most significant bit
(MSB) errors. These large magnitude errors in turn lead to a large increase
in the mean and variance of the misclassification rate over different instances
of the architecture. Figure 5.1 shows that the increase in the misclassifica-
tion rate cannot be compensated for via on-chip learning. DIMA avoids such
errors by reading a weighted function of the bits of W instead of the bits
directly.
5.3 Implementation
The architecture of the prototype IC in Fig. 5.2 has four major blocks: (a)
the in-memory CORE (IM-CORE) to execute the inference computations,
(b) the standard read/write SRAM interface, (c) the digital trainer, and (d)
a digital controller (CTRL) to sequence the operations. The prototype IC
has three modes of operation: (1) a standard SRAM mode, (2) an in-memory
inference mode, and (3) a training mode.
5.3.1 The IM-CORE Block
The in-memory inference mode is implemented by the IM-CORE block.
The IM-CORE comprises a conventional 512×256 6T SRAM BCA, and in-
memory computation circuitry, which includes: (a) pulse width modulated
WL drivers to realize functional read, (b) BLPs implementing signed multi-
plication, (c) CBLP implementing summation, (d) an ADC bank, and (e) a






























































Figure 5.1: Misclassification rate of a digital architecture when subject to bit
errors during readout: (a) before retraining, and (b) after retraining. The
bit error rate (BER) was obtained via measurements from the prototype
IC under reduced BL swing (∆VBL) in the SRAM mode. The misclassifica-
tion rate was obtained via simulations of 1000 independent instances of an
SRAM bank, with each instance processing 858 data samples, in presence of
randomly assigned bit-flip locations at a rate based on the BER.
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16-b 128-word gradient buffer
8-b 128-word input buffer
























































Figure 5.2: Proposed system: (a) chip architecture showing IM-CORE,
trainer and CTRL, and (b) the timing diagram.
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stored in the BCA. However, only 8-b MSBs of the weights W are used dur-
ing inference (see Fig. 5.3). Functional read simultaneously generates ∆VBL
discharge voltages on the BLs in one read cycle. The 8-b input samples X are
streamed into the input buffer, and are transferred to the BLPs via a 256-b
bus for element-wise multiplication of W and X, which are then summed in
the CBLP to obtain the dot product in (5.1).
Signed functional read
Functional read performs digital-to-analog conversion of the weights stored
in the SRAM array such that the discharge on the BL represents the analog
values of the weights being read.
The 8-b SVM weights W ≡ {w7, .., w1, w0} (wi ∈ {0, 1} is the i-th binary
bit of W ) are stored in a column-major format split across two adjacent
columns (MSB and LSB columns) with 4-b per column in the BCA as shown
in Fig. 5.3. The application of WL access pulses with binary weighted pulse
widths (PWM) followed by LSB-MSB merge results in discharge voltages on





























where Vpre is the BL precharge voltage, T0 is the least significant bit (LSB)
pulse width, CBL is the BL capacitance, and RBL is the BL discharge path re-
sistance of a bit-cell. We employ two’s complement representation for W to
account for its sign. The magnitude |W | is obtained by choosing ∆VBLB
(∆VBL) if W is negative (positive) since the two discharges are comple-
mentary. The sign of W is obtained by comparing ∆VBLB and ∆VBL as
shown in Fig. 5.3. Thus, the discharge on the output node of functional read
∆VBLMUX ∝ |W |. The detected sign and the magnitude are then passed on
to the signed multipliers in the BLP.
Equation (5.8) assumes that RBL is invariant with respect to the time-
varying ∆VBL and spatially across the BCA. In practice, the amplitude of
word-line voltages VWL is kept sufficiently low (0.45 V to 0.65 V) to alleviate
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Figure 5.3: Implementation of signed functional read. The 8 MSBs of W are
stored across two adjacent bit-cell columns (red) and employed for inference,
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Figure 5.4: Impact of spatial variations on functional read obtained by mea-
surements across 30 randomly chosen 4-row groups: (a) average ∆V BLB, (b)
normalized variance (σ/µ)∆VBLB , and (c) the impact of spatial variations on


































































































































Figure 5.6: Aggregation in the CBLP: (a) circuit schematic, and (b) mea-
sured output using identical values of Wj and Xj across all the BCA columns,
at ∆VBL,max = 320 mV.
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(INL) of ∆VBLB to be less than 0.65 LSB (see Fig. 5.4(a)).
Spatial variations in the access transistor threshold voltages lead to vari-
ations in RBL, and hence to variations in ∆VBL across the BCA columns.
Figure 5.4(b) shows that the variance of ∆VBLB at ∆VBL,max = 320 mV is
60% higher than at ∆VBL,max = 440 mV. Figure 5.4(c) shows that the mis-
classification rate pe = 4% at ∆VBL,max = 560 mV is within 1% of the floating
point accuracy. However, pe increases to 16% when ∆VBL,max is reduced to
320 mV, illustrating the impact of spatial variations in ∆VBL on the accuracy
of inference. The impact of spatial variations on ∆VBL can be reduced by
increasing the maximum BL discharge voltage ∆VBL,max (∆VBLB when the
4-b W = 15) by tuning the WL voltage VWL and T0.
This sensitivity to chip-specific spatial process variations indicates the need
to explore on-chip compensation methods. Additionally, increasing ∆VBL,max
to reduce the impact of spatial variations incurs an energy cost thereby lead-
ing to an interesting trade-off between computational accuracy and energy
in DIMA that can be exploited at the architectural level.
BLP: Signed multiplication
The BLP block needs to implement a signed 8-b×8-b element-wise prod-
uct (WiXi) between W and X. The BLP block realizes this using a MSB
and LSB multiplier pair with each multiplying the functional read output
∆VBLMUX ∝ 8-b |W | with four MSBs (XMSB) and four LSBs (XLSB) of an 8-b
input X. The proposed charge-domain signed multiplier in Fig. 5.5 is based
on the unsigned version in [28].
The LSB multiplier receives digital inputs XLSB ≡ {x3, .., x0} (xi ∈ {0, 1}
is i-th bit of X), the analog ∆VBLMUX , and a digital sign(W ) from functional
read. Multiplication occurs in four phases P1-P4 with P3 and P4 overlapping
in time (see Fig. 5.5(a)). The multiplier (Fig. 5.5(b)) employs six equally
sized 25 fF capacitors (C0, C1, C2, Cx, Cp, Cn) which are initialized to Vpre
and either Cp or Cn is chosen as the output capacitor based on sign(W ) (P1).
Next, the five capacitors nodes are charge shared with node ∆VBLMUX using
the φ3,i and φdump switches (P2). This is followed by conditionally charging
capacitors Ci to Vpre using the φ2,i switches (P3). Capacitors Cx, C0, C1, and






2ixi ∝ |XLSB||W | (5.9)
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where ∆VM is the discharge on the output capacitor Cp or Cn connected to
the positive and negative output rails (see Fig. 5.5(b)). The MSB multiplier
operates identically.
Aggregation and final decision
The CBLP aggregates the outputs of the MSB and LSB BLP multipliers
from across the BCA in order to generate the dot product WTX. This ag-
gregation is accomplished (Fig. 5.6(a)) by merging the positive (negative)
rails from both the MSB and LSB multipliers across the BCA with a 16:1
charge sharing ratio (see Fig. 5.6(a)). This merging step results in the volt-
ages ∆VS,p and ∆VS,n representing the magnitude of the sum of the positive
and negative terms, respectively, in the final dot product. Therefore, the dot
product is computed as:
∆VS = ∆VS,p −∆VS,n ∝WTX (5.10)
The voltages VS,p and VS,n are sampled and processed by a bank of three
comparators (C1-C3) where C2 generates the predicted label (ŷ) while C1
and C3 realize the SVM margin detector (see Section 5.3.2). The sampled
rail voltages VS,p and VS,n are also converted to digital via a 6-b ADC pair
for testing purposes. Measured (Fig. 5.6(b)) values of ∆VS are found to lie
within < 4% of the dynamic range when ∆VBL,max = 320 mV.
5.3.2 Trainer
As the energy and latency cost of SRAM writes are very high, the trainer,
which is implemented digitally, writes the updated weights once per batch
into the BCA. The trainer (see Fig. 5.2) implements a reformulated version
of the batch update (5.6) shown below:








W,N is the batch gradient estimate generated by accumulating the
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n + b is the output of the CBLP block. The margin





The trainer consists of an input buffer to store the streamed input X and
a gradient buffer to store ∆W,n. The trainer implements (5.11) and (5.12)
by reusing 64 16-b adders to conserve area. The weight update is performed
in two cycles, where 64 words of W are updated per cycle (see Fig. 5.2(b)).
Multiplications with γ/N and γλ in (5.11) are implemented using barrel
shifters, thereby restricting them to powers of 2 in the range [1, 2−15]. The
ability to choose learning rates in powers-of-2 provides a wider tuning range
over learning rates chosen on a linear scale. Wider tuning range in fact allows
operating with very small learning rates, thereby enabling fine-tuning of the
weights to achieve a lower misclassification rate.
Trainer precision assignment
The precision of the trainer needs to be chosen carefully in order to min-
imize the cost of training without compromising the convergence behavior
of the SGD algorithm. The minimum bit precision for W and ∆W,n needs
to be set. Additionally, the minimum precision for W during inference (5.1)
and training (5.11), denoted by BW and BWUD, respectively, can be substan-
tially different [108]. To avoid gradient accumulator overflow in (5.12), the
precision of ∆W,n (B∆) is bounded by:
B∆ ≥ BX + log2N (5.14)
where BX is the precision of X, which is fixed at 8-b in this application. We
choose B∆ = 16 as BX = 8 and we wish to accommodate batch sizes of up
to N = 256.
It can be shown [108] that a necessary condition for convergence (stopping
criterion) of the SGD update in (5.11) is given by:































































































Figure 5.7: Measured learning curves showing the impact of: (a) batch size
N and learning rate γ with λ = 2−4, and (b) regularization factor λ with
γ = 2−4 and N = 64.
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We choose BWUD = 16 as algorithmic simulations indicate that the algo-
rithm converges with a learning rate γ ≥ 2−15. Additionally, the batch-mode
algorithm offers an interesting trade-off between the batch size N and the
learning rate γ which is studied in Section 5.4.2.
The regularization factor λ has an optimum value that lies in between an
upper bound that constrains the magnitude of W and a lower bound needed
to avoid overflow in the weight accumulator (5.11). It can be shown that a
sufficient condition to prevent overflow in the weight accumulator is given
by:
λ ≥ Pr{y(W′ToptX + b) < 1} (5.16)
where W′opt are the optimal weights after full convergence. Similarly, there
exists an upper bound on λ beyond which |W | gets constrained so heavily
that the MSBs are zero.
5.4 Experimental Results
This section describes the measured results from the prototype IC, and evalu-
ates the effectiveness of on-chip learning in enhancing robustness. The 65 nm
CMOS prototype IC (see Fig. 5.11) with a 16 kB SRAM is packaged in a 80-
pin QFN. The area overhead of the in-memory computation circuits and the
trainer is 15% and 35% of the IM-CORE area, respectively. The overhead of
the trainer stems from the need to store intermediate gradients ∆W,n.
5.4.1 Training Procedure
The prototype IC is evaluated on the MIT CBCL face detection dataset
[109]. The task is a binary classification problem with the dataset consisting
separate sets of 4000 training and 858 test images with an equal number of
‘face’ and ‘non-face’ images. The input images were scaled down in size to
11 × 11 and then extended to accommodate the bias term b so that an 8-b
128-dimensional weight vector can be stored in four rows of the BCA.
During training, the batch {X(m)n }N−1n=0 is generated from the training set
by random sampling with replacement. During convergence, at the end of










































































Figure 5.8: Measured learning curves showing robustness to: (a) process
variations, and (b) variations in input statistics with a batch size N = 64
and a regularization factor λ = 2−4.
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the entire test set using the batch weight vector Wm.
5.4.2 On-chip Learning Behavior
Measured learning curves in Fig. 5.7(a) show that the convergence is faster
at a higher learning rate γ for both N = 32 and N = 64. Additionally,
the learning curves become smoother and converge to a lower pe with larger
batch sizes, e.g., for γ = 2−4, the misclassification rate pe at m = 400 is
lower for the batch size N = 64 than for N = 32. Figure 5.7(b) shows
that the fixed-point algorithm converges for a regularization factor λ = 2−4
but diverges for values of λ = 2−1 and λ = 2−5. For λ = 2−5, the weights
initially converge and then diverge due to overflow, whereas for λ = 2−1, the
algorithm does not converge at all because the MSBs which are used in the
SVM dot product (5.1) remain at zero.
5.4.3 Robustness
Figure 5.8 shows that on-chip learning converges with randomly set initial
weights in the BCA. Furthermore, the learning curves converge to within 1%
of floating-point accuracy with 400 batch updates for γ = 2−3 and 2−4 with
∆VBL,max = 560 mV. The misclassification rate pe increases dramatically to
18% when ∆VBL,max is reduced to 320 mV at m = 400. As discussed in
Section 5.3.A, this increase occurs due to the increased impact of spatial
variations. Continued on-chip learning reduces pe down to 8% for γ = 2
−4
and 2−3 within 150 additional batch updates. Similar results are observed
when the illumination of the input images changes abruptly at m = 400 (see
Fig. 5.8(b)), where pe increases to 16% and eventually reduces to 6% with
further training. The measurements in Fig. 5.8 indicate the effectiveness
of on-chip learning in enhancing the robustness to variations in the process
parameters and the input data statistics.
The chip-specific nature of these learned weights can be seen in Fig. 5.9
which shows the average pe increases from 8.4% to 43% when weights learned
on a different die are used. This result further highlights the need for on-chip
learning.
The receiver operating curve (ROC) characterizes the true positive rate
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Chip1 Chip2 Chip3 Chip4 Chip5
Chip1 8.25 38.3 48.3 51.5 48.8
Chip2 45.8 9 48 49.8 34.5
Chip3 47 51.3 8.5 29.8 49.3
Chip4 51.5 51 17.5 8.25 51.3







Figure 5.9: Misclassification rate (pe) measured across chips when the weights
trained on a different die are used.
ptp (the fraction of positive examples (faces) classified correctly) with re-
spect to false positive rate pfp (the fraction of negative examples (non-faces)
classified as positive). The false positive rate pfp was set by digitally ad-
justing the ADC output offset, and ptp and pfp were measured over the
entire test dataset. With off-chip trained weights, the ROC of the clas-
sifier (Fig. 5.10(a)) degrades (moves away from the ideal) with decreasing
∆VBL,max. Additionally, the default operating point, i.e., without ADC off-
set cancellation (black markers in Fig. 5.10(a)), are, away from the optimal
(knee of the ROC). However, with on-chip training (see Fig. 5.10(b)) the
ROCs shift towards the ideal (upper left corner), and the default operating
point (black markers) also moves automatically to the optimal location (the
knee), thereby eliminating the need for offset tuning.
5.4.4 Energy Consumption
The minimum ∆VBL,max required to achieve a misclassification rate pe ≤ 8%
without compensating for process variations is 520 mV (see Fig. 5.12(a)).
On-chip training enables the IC to achieve a misclassification rate below 8%
at a 38% lower ∆VBL,max = 320 mV. Operating with ∆VBL,max = 320 mV
also enables the IC to operate with a lower VDD,IM-CORE = 0.675 V without
destructive reads as compared to operating at VDD,IM-CORE = 0.875 V when


































































Figure 5.10: Receiver operating curves (ROC) measured with: (a) off-chip






















































































































Figure 5.12: Measured misclassification rate pe showing 38% reduction in BL
swing attributed to on-chip learning, leading to a 2.4× reduction in energy





































Figure 5.13: Energy overhead of on-chip training with respect to batch size.
reduction in IM-CORE energy by 2.4× at iso-accuracy. This energy gain
ranges from 1.5×-to-2.4× for pe in the range 5%-to-8%.
The energy cost of training is dominated by SRAM writes of the updated
weights in (5.11) at the end of each batch (see Fig. 5.13). This cost reduces
with increasing batch size N , reaching 26% of the total energy cost, for a
N = 128. At N = 128, 60% of the total energy can be attributed to CTRL,
whose energy reduces with increasing BCA size.
Figure 5.14 shows the energy breakdown of the prototype IC compared
to a conventional digital reference architecture (CONV). CONV is a 2-stage
pipelined architecture comprising an SRAM of the same size as in the pro-
totype IC, and a synthesized digital block. The conventional SRAM has a
column multiplexer ratio of 4 : 1, therefore requiring 16× more read accesses
than the DIMA. The energy and delay numbers of CONV were based on
measured read energy from the prototype IC and computational energy from
post-layout simulations.
The energy and delay benefits of the prototype IC stem from: (a) simul-
taneously reading multiple rows and processing them in low swing analog
domain, (b) eliminating the 4:1 column mux, and c) by aggressively reducing
BL swing enabled by the use of chip-specific weights obtained via on-chip
learning. When operating with pre-trained weights at ∆VBL = 560 mV, the
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prototype IC shows a 7.8× reduction in energy compared to CONV, where
the contributions due to (a) and (b) are estimated to be 5× and 1.6×, respec-
tively. Use of chip-specific weights via on-chip learning increases the energy
reduction to 21×. Along with the reduction in energy, the prototype IC si-
multaneously shows an overall 4.7× reduction in delay, thereby achieving an
overall 100× reduction in EDP during inference. Due to the use of digital
read and write operations during the weight update, the energy gain during
training reduces to 6.2× (from 21× during inference) at a batch size N = 64.
Table 5.1 compares the prototype IC to other in-memory dot product
implementations. The prototype IC operates with the energy-efficiency of
42 pJ/decision at a throughput of 32 M decisions/s, which corresponds to
a computational energy-efficiency of 3.12 TOPS/W (1 OP = one 8-b×8-b
MAC) for inference. DIMA’s energy-latency benefits arise primarily from
reduced memory access costs, which tend to dominate with large SRAM
bank sizes. Furthermore, DIMA is best suited for algorithms that that suffer
most from memory access costs such as fully connected deep neural networks
(FC-DNN). Therefore, we compare with [11] which implements a FC-DNN,
and employs aggressive voltage/frequency scaling along with digital error
compensation techniques such as RAZOR [110]. Employing reported arith-
metic efficiency of 0.09-0.16 TOPS/W [11] and accounting for the difference
in the process node (28 nm FD-SOI [11] vs. 65 nm bulk CMOS), we find
that the prototype IC achieves a 30× savings in energy accompanied by a
1.8× savings in delay to implement an 8-b 128-wide dot product. These
energy savings demonstrate the suitability of the proposed architecture for
energy-constrained sensory IoT applications.
5.5 Conclusions
This chapter has presented an IC realization of a deep in-memory classifier
for the SVM algorithm with on-chip learning in a 65 nm CMOS process. On-
chip training overcomes the impact of variations in both process parameters
and data statistics, thereby enabling the IC to operate at lower BL discharges
than otherwise possible, thus saving energy.
In this chapter, we demonstrate that on-chip learning is effective in com-




































Figure 5.14: Measured on-chip energy for training (at N = 64) and inference
compared to a conventional digital reference architecture (CONV), showing
21× reduction in energy consumption with a simultaneous 4.7× reduction
in delay, leading to a 100× reduction in EDP during inference. The supply
VDD,IM-CORE is 1 V and 675 mV when operating with a ∆VBL of 560 mV and
320 mV, respectively.
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Table 5.1: Comparison with prior in-memory dot product implementations.
[30] [28] [29] [32]
This
work
Technology 130 nm 65 nm 65 nm 65 nm 65 nm









2 16 2 0.5 16
Bit-cell type 6T 6T 10T 6T1 6T
Energy/
decision (pJ)
600 400 - - 42
Decisions/s 7.9M 9.2M - - 32M
Precision2
(BX × BW )
5×1s 8×8 7×1s 1×1 8×8s
Efficiency3
(TOPS/W)





819 4.17 5.35 1780 4.13
E MAC
5 (pJ) 0.003 0.8 0.071 0.018 0.32 (0.92)4
E MAC,p
6 (fJ) 0.56 12.5 10.2 17.9 4.9 (14.5) 4
1 separate left and right word lines (WLs) used
2 signed number indicated by s
3 1 OP = 1 Multiply and accumulate
4 at ∆VBL = 320 mV(560 mV)
5 EMAC is the energy of a single MAC operation.
6 precision-scaled MAC energy EMAC,p = EMAC/(BX × BW ).
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of this technique, a number of algorithmic, architectural, and circuit chal-
lenges need to be overcome. Unsupervised and semi-supervised learning algo-
rithms are needed to avoid having to store the training set on-chip. Efficient
write-back techniques would be required in order to minimize the energy
consumption during training, especially for always-on systems that need to
continuously track their environment. Realizing on-chip training is made
much more challenging for large-scale deep networks. However, since both
inference and trainer computations are based on matrix-vector operations,
there is significant potential for employing DIMA to realize both the for-
ward and backward parts of the network. In such cases, the impact of PVT
variations on the learning behavior and inference accuracy is interesting to
study.
If the impact of variation on each cell can be estimated, encoding tech-
niques can be used instead of on-chip learning. While estimating the variation
in current for each cell in SRAM is not straightforward, it is possible to do
so in memoristor crossbars with simple modification. Chapter 6 presents a






Chapter 3 and Chapter 5 focus on in-memory architectures that are im-
plemented on CMOS technology, in particular static random access memo-
ries (SRAMs). Alternatively, architectures that employ non-volatile resistive
memory-based crossbars such as [93,111,112] have also gained popularity due
to the large storage density, and due to the ease of realizing matrix-vector
multiplications (MVMs) on them. Despite their benefits, crossbar architec-
tures are highly susceptible to device and circuit non-idealities. In particular,
conductance variations that stem from spatial variations and cycle-to-cycle
(C2C) variations (write noise) are crucial.
This chapter proposes the Single-Write In-memory Program-vErify (SWIPE)
to address the impact of conductance variations due to spatial and C2C vari-
ations. SWIPE achieves accurate bitcell writes for in-memory computing
applications via a single scan of the array, thereby being 5×-to-10× more
energy and latency efficient than conventional program-verify methods [113].
In this chapter, we demonstrate the effectiveness of SWIPE in enhancing the
accuracy of DNNs realized on ReRAM crossbars in the presence of conduc-
tance variations, that stem from both spatial and C2C variations.
6.1 Background and Related Works
In this section, we provide the necessary background. We consider a crossbar
implementation of the following MVM:
y = WTx (6.1)
where x = [x1, . . . , xN ]
T is a N × 1 the input vector, y = [y1, . . . , yM ]T is the
M×1 output vector, and W denotes a M×N weight matrix with weights wij










































Figure 6.1: A 1T-1R resistive crossbar-based in-memory architecture realiz-
ing a signed multi-bit MVM computation via differential representation and
bit-slicing, with parameters M = 2, N = 5, and Nc = 3.
and wi,j ∈ [−1, 1], with precisions Bx and Bw, respectively.
6.1.1 MVM via a Resistive Crossbar
The 1T-1R resistive crossbar-based in-memory architecture in Fig. 6.1 real-
izes a signed Bw-b×Bx-b MVM in (6.1). Each 1T-1R bitcell (BC) stores Bc
bits and two adjacent BCs (BC pair) to realize a signed scalar using differen-
tial representation [111,114]. Using a bit-sliced architecture [93,112], a Bw-b
signed weight wi,j is stored in Nc adjacent BC pairs with Bw = NcBc + 1.
Thus, the M ×N Bw-b weight matrix W requires a 2N ×NcM crossbar.







where Vi = xiVmax is the voltage on the i-th bit-line (BL) (see Fig. 6.1),
∆Gi,j,k is the difference between conductances of BCs in the k-th BC pair
associated with wi,j, α is a constant, ∆Gmax is the conductance range, and
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Vmax is the voltage range for the DAC output Vi. Note that ∆Gi,j,k ∈ G =
{g−L+1, . . . , g0, . . . , gL−1} where |G| = 2L − 1, L = 2Bc , gl = l∆g (l =
−L+1, . . . , L−1), and ∆g is the differential conductance step (see Fig. 6.2).
The partial dot products zj,k are digitized and summed after binary weigh-








Note that the 2Nc cells associated with each weight parameter wi,j can be
stored across multiple banks [115].
6.1.2 Non-idealities in Crossbar
ReRAM devices are programmed using two operations: (a) SET, and (b) RE-
SET. The SET operation increases the conductance of the ReRAM device,
while RESET reduces it. In most emerging non-volatile memory (eNVM)
devices, the SET operation is abrupt, and only the RESET operation is
used for multi-level conductance tuning [117]. To obtain the desired conduc-
tance change, RESET pulses are either modulated in time, amplitude, or the
number of pulses [118]. ReRAM conductance as a function of the number
of RESET pulses can be non-linear; appropriately choosing the number of
pulses is required to achieve the desired conductance change (see Fig. 6.2(a)).
Stochastic non-idealities in a crossbar are due to: (a) spatial variations
in the BCs, and (b) write noise, which includes C2C variations in the cell
conductances. The C2C variations occur due to the unpredictability in the
ReRAM conductance during the RESET or SET operation. For a BC pair,
we model conductance variations due to C2C and the device mismatch as
follows:
∆Gi,j,k = ∆G̃i,j,k + ηi,j,k (6.4)
where ∆G̃i,j,k ∈ G the desired (ideal) cell conductance (conductance state),
and ηi,j,k is the variation in conductance caused by both spatial variations and
write noise. The distribution of ηi,j,k conditioned on the value of ∆G̃i,j,k is
denoted by Pη(ηi,j,k|∆G̃i,j,k = gl) = N (0, σ2g,l) (see Fig. 6.2(b)). Additionally,
the read noise during MVM computation, that includes thermal noise and



































Figure 6.2: ReRAM write noise with Bc = 2 bits/cell using the Stanford
ReRAM Verilog-A model [116]: (a) normalized conductance vs. number
of RESET pulses under ideal (no conductance variation) conditions. The
four conductance states are obtained by equipartitioning the conductance
range ∆Gmax into three steps, and (b) Monte Carlo simulations showing
conductance variations on the conductance difference of the BC pair due
to C2C variation and device mismatch when an average number of RESET
pulses from (a) is applied to each cell in the BC pair.
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in every read iteration as suggested in [114].
6.1.3 Related Works
The achievable inference accuracy of crossbar architectures is limited by IR
drop, device non-linearity, thermal noise, process variations, stuck-at-faults,
write noise, and limited device endurance. A number of works have ad-
dressed these challenges such as [114] (IR drop), [119] (device variations),
and [120] (conductance variations). Recently, on-chip training methods have
been proposed [121] to minimize the impact of die-specific variations.
Device variability in crossbar memories stems primarily from spatial varia-
tions and cycle-to-cycle (C2C) variations (write noise). The impact of spatial
variations is die-specific and can be compensated for post-fabrication via on-
chip learning [121] methods. However, these methods are expensive and can
only be employed if the memory array is seldom rewritten into, and they do
not address C2C variations which occur in every write cycle. Noise injection
(NI) based one-time offline training methods [114,119,120] determine an av-
eraged set of network parameters for an ensemble of dies, thereby avoiding
the cost of on-chip learning. However, such methods incur a significant loss
in the inference accuracy as compared to on-chip training methods.
Program-verify methods [113, 117, 122, 123] to address C2C variations are
popular due to their high write accuracy. However, these techniques require
multiple read and program iterations each time the crossbar array is written
into. Furthermore, such methods can write only a single bitcell of a cross-
bar at a time [113], thereby incurring a high energy and latency overhead.
These overheads are problematic when DNN accelerators employ crossbars
with insufficient on-chip memory capacity [93, 111], thereby requiring fre-
quent writes. Thus, there is a need for techniques that achieve the write
















Figure 6.3: Histograms of the normalized SL current difference (∝ zk,j) for
different values of weights in the BCs where the average conductance stan-
dard deviation σg/∆Gmax = 2.6%, Bx = 1, Bc = 2 with: (a) N = 1, (b)
N = 2, (c) N = 4, and (d) N = 8. Stanford ReRAM Verilog-A model [116]
was used for simulations.
6.2 The Single-Write In-memory Program-vErify
(SWIPE) Method
In this section, we present the proposed Single-Write In-memory Program-
vErify (SWIPE) to minimize the impact of write noise and device mismatch
on the SNR of MVM computations in crossbar arrays.
6.2.1 Impact of Conductance Variations
During a crossbar-based in-memory MVM computation, individual BC cur-
rents are accumulated in the source lines (SLs) (see Fig. 6.1) to compute
the dot product (6.2). This leads to an aggregation of noise due to device
variations as shown below:









where zj,k the partial dot products from (6.2), and γj,k is the total noise
accumulated in the SL current. Monte Carlo simulations in Fig. 6.3 show
that the outputs zj,k can be easily discriminated if N = 1 but becomes
increasingly difficult as N increases due to the corresponding increase in the
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variance of γj,ks.
The SNR of the final dot product output yj in (6.3) is dominated by
variations in cells with higher significance (k = 0), i.e., SNR of zj,0. One way
to overcome this SNR bound is to find a method to program zj,k+1 such that
it is inversely correlated with γj,0, . . . , γj,k, i.e., the value stored in the less
significant BC pair is chosen to compensate for the noise in BC pairs of higher
significance. The proposed SWIPE method precisely does this by exploiting
the bit-sliced nature of the crossbar-based in-memory architecture.
6.2.2 Proposed SWIPE Algorithm
The proposed SWIPE method writes the Nc BC pairs that store the word
wi,j sequentially one BC pair at a time, in a specific order, i.e., from the most
significant to the least significant BC pair. While writing the k-th BC pair of
a given word wi,j, SWIPE leverages the knowledge of the composite conduc-
tance value of the already written BC pairs 0 to k− 1 (including their static
variations) of that word. The knowledge and the parameters of distribution
of device variations are leveraged to optimally choose the conductance value
of the k-th BC pair to be written into. Note that BC pairs of all the words
in a given row with the same significance are written in parallel, i.e., Ncol/Nc
BC pairs/row are programmed in every iteration. Furthermore, SWIPE pro-
grams each BC pair only once, making it significantly (5×-to-10×) more
efficient compared to the standard program-verify techniques [113,117,122].
Formally described in Algorithm 2, each iteration k has following three
steps (see Fig. 6.4(a)), where the cell indices i, j are dropped for simplicity:
Word-read: In this step, the composite value fk of k already written BC







Note that, fk = 0 for k = 0. Also, in absence of conductance variations, fk
is the kBc + 1 bit quantized version of w, where w denotes the desired value
of the word.
Estimate: In this step, fk is used to determine the desired conductance
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Figure 6.4: The proposed SWIPE method: (a) Flow diagram illustrating the
three stages of SWIPE applied to the 2-nd row of a crossbar where k = 2,
Nc = 4, and Bc = 2, (b) the word-read stage to obtain fk, (c) decision tree
to estimate ∆G, and (d) the write stage showing 1/Nc-th row written.
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state of the next BC pair ∆G̃k (see Fig. 6.4(c)) as follows:
∆G̃k = gd if τd−1 ≤ ek < τd (6.7)
where the error ek = α
−1∆Gmax2
kBc(w − fk) quantifies how far fk is from
the desired value w, gd ∈ G, and the thresholds T = {τd}d=L−1d=−L+1 are prede-
termined based on the variances of write noise per conductance state.
Write: The estimated conductance state ∆G̃k is written to the k-th BC
pair, as shown in Fig. 6.4(d).
6.2.3 Choosing Optimal Thresholds
The thresholds T {τd}d=L−1d=−L+1 need to be chosen to maximize SNR. At itera-
tion k, given that fk, the optimal value for ∆G̃k is obtained by solving:















(ek − gl)2 + σ2g,l
]
. (6.8)
where ηg,l is a random variable capturing the conductance variations when
the conductance state is gl. Given the conductance variances {σ2g,l} (6.4), the
optimal thresholds Topt are computed by solving (6.8) for every value of ek.
In practice, Topt are pre-computed once and stored on-chip, therefore only
(6.7) needs to be implemented on-chip to find ∆G̃k.
6.2.4 Hardware Considerations
Implementing SWIPE in hardware requires minimal overhead since it can
leverage the peripheral circuitry associated with existing crossbar based ac-
celerators [93,112].
Word-read: The Word-read operation to obtain fk can be realized by
employing one-hot encoded inputs during MVM (see Fig. 6.4(b)). However,
the SL current needs to be amplified to match the ADC input dynamic range
since one BC pair contributes to the SL current as compared to the standard
MVM mode.
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Algorithm 2 Single-Write In-memory Program-vErify (SWIPE).
Input: The target weight matrix W, G, {σ2g,l}, Bc, Nc.
Output: The crossbar array conductance ∆Gi,j,k ∀ i, j, k
1: Estimate {τi}L−1i=−L+1 by solving (6.8)
2: for i := 1 to N do
3: parallel for j := 1 to M do
4: for k := 0 to Nc − 1 do
5: Word-read row i to obtain fi,j,k
6: ei,j,k ← α−1∆Gmax2kBc(wi,j − fi,j,k)
7: Obtain ∆G̃i,j,k as per (6.7)
8: Write back ∆G̃i,j,k
9: end for
10: end parallel for
11: end for
Estimate: The threshold operation (6.7) requires one subtraction and Bc
comparisons for each weight in a row (see Fig. 6.4(c)).
Write: The write operation in SWIPE requires Nc reads and write opera-
tions per row which makes it significantly efficient compared to conventional
program-verify methods.
6.3 Simulation Results
In this section, we discuss the effectiveness of SWIPE in enhancing robustness
to write noise and device mismatches. First, we describe a custom simula-
tion methodology used to reflect the circuit and devise non-idealities in the
system-level performance of the ReRAM crossbar. We study SWIPE in the
context of DNN implementation on crossbars.
6.3.1 End-to-end Simulation Methodology
Figure 6.5 shows the evaluation methodology employed to quantify the system-
level performance of DNNs on crossbars that integrate the circuit, architec-
ture, and algorithmic parameters and design variables. We used the Stanford
ReRAM Verilog-A model [116] for the ReRAM device characteristics, and
commercial 22 nm FDSOI process to implement the access transistors. The























Figure 6.5: Evaluation methodology.
Table 6.1: Device and circuit parameters used in simulations.
Parameter Value Parameter Value
Gmax (µS) 500 Gmin (µS) 50
Bx (bits) 8 Crossbar Size 64× 128Nc
ADC prec. (bits) 7−to−10 Bw (bits) 2−to−9
SL Res. (Ω/Cell) 0.86 BL Res. (Ω/Cell) 0.47
ReRAM Variation Model:
The cycle-to-cycle variations during the SET and RESET operations on
the ReRAM device are modeled by introducing variation to the tunneling gap
growth rate in the Verilog-A model as suggested in [116]. We modeled the
device conductance distribution via circuit simulations of the ReRAM device,
as shown in Fig. 6.2(b). The device-to-device variations can be modeled by
introducing variation in the size of the ReRAM device.
Crossbar array model:
We developed a Python model of the ReRAM crossbar that incorporates
the effects of ReRAM device variations. We verified this model against circuit
simulations of a 16×16 crossbar. For circuit simulations, we modeled ReRAM
devices with equivalent resistors by appropriately choosing their conductance
values. We used ideal voltage sources for inputs on BLs, and ideal OpAmp-
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based current integrators on the SLs.
We first compared the MVM operations on Python and circuit model by
encoding conductance values based on 100 randomly chosen matrices and
input vectors. We find that the Python model is within 0.2% and 1.1% of
the circuit model with and without SL and BL parasitic resistances, respec-
tively. The outputs of the Python and circuit models were compared to ideal
expected outputs to verify the consistency of these models. The SL currents
were quantized in post-processing assuming an ideal ADC. Next, we veri-
fied the data encoding procedures in SWIPE with circuit simulations. For
each RESET operation, we sampled the BC conductance from ReRAM noise
models obtained via Monte Carlo simulations of the Verilog A model.
Application-level Simulations:
The Python model was used for large scale statistical simulations of the
application-level performance of the crossbar architecture. For the DNN
simulations, we embed this Python model of the crossbar array into the
PyTorch framework. The neural networks were mapped onto the crossbar
using a naive network partitioning techniques, such as those presented in
[124]. In order to ensure that the network can be easily quantized, we ensure
the weights to lie between [−1,+1] by clipping and scaling the weights during
training. We study the impact of write noise on application-level accuracy
metrics by varying σg/∆Gmax where σ
2
g is the conductance variance averaged







6.3.2 Optimality of SWIPE Thresholds
To demonstrate the optimality of the thresholds T obtained from (6.8), we
observe the impact on the SNR of outputs y, SNRy, under a skew s in each
threshold τ ∈ T where τskew = τopt + s∆g. Figure 6.6 shows that the the pre-
ADC SNR of the output yj (SNRy) of 16-point discrete Fourier transforms
(DFTs) is maximized when s = 0, τskew = τopt. Interestingly, when σg and
Bc increases, the SNRy remains flat with s as observed with Bc = 3 in
Fig. 6.6(b). This is because conductance variations σg being much larger















Figure 6.6: SNRy of 16-point DFT implementation on a 16× 32Nc crossbar
with respect to the skew s in the thresholds with Bw = 7: (a) σg/∆Gmax =














Figure 6.7: SNRy of 16-point DFT implementation on a 16× 32Nc crossbar
with respect ADC precision during the word-read operation in SWIPE for:
(a) Bw = 5, and (b) Bw = 7.
thresholds.
Since, in SWIPE, the accuracy of the threshold operation (see Fig. 6.4(c))
is critical to maximize SNRy, therefore, the ADC precision during the word-
read operation needs to be high enough for accurate thresholding. Figure 6.7
shows that the ADC precision should be at least Bw for SNRy to be within
3 dB of the maximum SNRy. Note that the SNR improves for ADC preci-
sion higher than Bw as it enables a more accurate implementation of (6.7).




















































Figure 6.8: Accuracy in the presence of SWIPE with respect to average BL
conductance variations for: (a) LeNet-300-100 on the MNIST dataset, and
(b) the 8-layer CNN on the CIFAR-10 dataset. The box plots show the
spread in network accuracy over 100 iterations. The shaded region marks
the typical conductance variation range [91].
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6.3.3 Robustness Improvements in DNN Implementations
We study two DNN architectures: (a) LeNet-300-10, and (b) an 8-layer CNN
with 7 convolution layers1 followed by an AveragePool and a fully connected
layer for classification on the MNIST and the CIFAR-10 datasets, respec-
tively. Both networks employ Batch-Norm and a ClippedReLU nonlinearity
at the output of each layer. We choose Bw = 7 to limit the loss in accuracy
to < 0.2%.
Figure 6.8 shows that SWIPE improves the robustness to conductance
variations on both networks. The typical conductance variations in ReRAM
due to write noise and device mismatch are about 2%-to-5% [91]. In this
range, operating without SWIPE results in loss in accuracy with even with
Bc = 1. In contrast, operating with SWIPE for Bc = 1 results no loss in
accuracy in both networks for variations as high as > 12%. These gains in
robustness translates to gains in density, since SWIPE allows us to operate
in the typical variation range with < 1% drop in accuracy for Bc ≤ 2, and
Bc ≤ 3, on CIFAR-10 and MNIST, respectively. Thus, SWIPE allows us to
simultaneously enhance robustness and density by 4.8×-to-7.7× and 2×-to-
3×, respectively.
In NI-based training, Gaussian noiseN (0, σ2NI) is added to network weights
during the feed-forward pass of the back-propagation iterations. NI-based
training has been observed to improve robustness to line resistance [114], and
to device mismatch and conductance variation in [119,120]. Though NI-based
training improves robustness (see Fig. 6.9(a)), we observe that it degrades
the maximum achievable accuracy at σg/∆Gmax = 0 and still results in 26%
accuracy loss in the typical conductance variation range (shaded) (2%-to-5%)
on the CIFAR-10 dataset. In contrast, Fig. 6.9(b) shows that augmenting
SWIPE with NI-based training results in < 1% loss in accuracy with Bc = 3
within the typical conductance variation range.
Figure 6.10(a) shows that NI-based training improves robustness to read
noise in the absence of write noise. However, in the presence of write noise,
the classification decreases dramatically by 48% (see Fig. 6.10(b)) on the
CIFAR-10 network. This loss in accuracy due to write noise is recovered by
using SWIPE, as shown in Fig. 6.10(c). Thus, augmenting SWIPE with NI-
1The 7 convolutional layers are (3C64S1)×3−(3C128S2)−
(3C128S1)−(3C256S2)−(3C512S1), where (aCbSc) indicates a × a kernel, b output









































Figure 6.9: Accuracy of the 8-layer CNN for the CIFAR-10 dataset with
NI-based trained where σNI ranges from 0% to 10% in steps of 1.25%, and
with Bc = 3: (a) without SWIPE, and (b) with SWIPE. The shaded region

































Figure 6.10: Accuracy of the 8-layer CNN on the CIFAR-10 dataset in the
presence of read noise with Bc = 2: (a) without SWIPE and write noise
(σg/∆Gmax = 0%), (b) without SWIPE and with write noise (σg/∆Gmax =
6.8%), and (c) with SWIPE and write noise (σg/∆Gmax = 6.8%); σNI = 5%
was used to train with NI. Box plots show the spread in accuracy over 100
iterations.
based training enables the design of crossbar-based in-memory architectures
that are robust to both read and write noise.
6.4 Conclusions
This chapter presents SWIPE method to enable efficient and accurate writes
in the presence of write noise and devise mismatch for in-memory cross-
bars. We demonstrate that SWIPE enables DNN implementation on ReRAM
crossbars with < 1% loss under typical values of write noise and devise vari-
ations. Augmenting SWIPE with NI-based training enables DNN implemen-
tation on crossbars that are simultaneously robust to both write and read
noise. The device variability requirements for storage are different and more
relaxed than those of in-memory computing. Enabling in-memory architec-
tures in emerging devices is therefore challenging and may require compen-
sation techniques like those introduced in this chapter. Next, in Chapter 7




FOR NAND FLASH MEMORIES
Flash memories are widely employed in mobile devices and solid-state drives
(SSD). NAND flash memories, in particular, have become an industry stan-
dard for large-scale storage. Since NAND flash memories suffer from I/O
interface bandwidth and energy limitations, in-memory computing in NAND
flash will have a massive impact. Chapter 3 studied in-memory architectures
in CMOS technology, and Chapter 6 studied the impact of non-idealities
in hybrid technologies such as ReRAM. However, in-memory computing us-
ing specialized memory technologies and processes such as NAND flash also
brings many unique challenges. Challenges primarily arise from the stringent
pitch matching constraints, large BL capacitors and the low mobility of the
transistors in NAND flash memories.
This chapter1 proposes deep in-memory architecture for NAND flash (DIMA-
F) which brings computing functionality into storage class memories. DIMA-
F reads the stored data and processes highly parallel dot products on single-
level cell (SLC) NAND flash memories in the analog domain. DIMA-F is
evaluated in the context of face detection and face recognition on the Cal-
tech 101 database [126] and the Extended Yale B database [127], respectively.
System-level simulations show marginal degradation in accuracy as compared
to fixed point implementations, while achieving between 8×-to-23× energy
savings, 9×-to-15× throughput gain, and 72×-to-345× improvements in en-
ergy delay product (EDP) compared to the conventional NAND flash archi-
tecture incorporating an external digital ASIC for computation.
1Adapted from: Sujan K. Gonugondla, Mingu Kang, Sean Eilert, Mark Helm, and
Naresh R. Shanbhag, “Energy-Efficient Deep In-memory Architecture for NAND Flash




This section provides the necessary background into NAND flash memories
and its associated terminologies.
7.1.1 SLC NAND Flash Memory Architecture
NAND flash is a non-volatile storage/memory architecture that uses floating
gate (FG) transistors as the basic storage cell. Data in NAND flash memories
is stored as threshold voltages of the FG transistors which are induced by the
charges on the FGs. In SLC NAND flash memory, the FG transistors have
two states, i.e., an erased state (low threshold voltage) and a programmed
state (high threshold voltage), corresponding to a single logical bit.










































Figure 7.1: Architecture of a conventional SLC NAND flash: (a) a plane,
and (b) a block.
A NAND flash chip contains a memory array, a control unit, high voltage
generation circuitry for read and write operations, buffers to store/transmit
data, and I/O interface circuitry. NAND flash memory is organized as mul-
tiple memory banks referred to as planes. Figure 7.1(a) shows the typical
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architecture of a NAND flash plane. Each plane is further horizontally di-
vided into blocks. A block is in turn divided into pages horizontally and
strings vertically. NAND flash strings typically contain 64-to-128 FG tran-
sistors connected serially as shown in Fig. 7.1(b). They are accessed through
a group of 64-to-128 word-lines. The data stored across the FG transistors
sharing a single WL is called a page.
7.2 Deep In-Memory Architecture for NAND Flash
(DIMA-F)
Though bringing computational functionality to NAND flash memory is
highly beneficial in relaxing the constraints imposed by I/O circuitry, there
are major challenges to be addressed. These challenges arise from small bit-
cell pitch, high variability of NAND flash memories, and limitations in speed
of NAND flash technologies for computations.
Figure 7.2 shows the proposed architecture for DIMA-F. It consists of the
following blocks: (a) a memory array that allows multi-column functional
read (MC-FR) that converts a W -b word to an analog voltage on a capacitor,
(b) a multi-bit-line processor (MBLP) pitch-matched to BLs read in MC-FR
that performs scalar multiplication, (c) a buffer that stores a reference vector
or weights used during the MBLP operations, (d) a cross bit-line processor
(CBLP) that performs dimensionality reduction by summation to implement
dot product, and (e) an ADC or slicer that converts the analog output of the
CBLP into the digital domain.
7.2.1 Multi-column Functional Read (MC-FR)
Consider a data wordD stored as aW -b binary vector d = {dW−1, dW−2.., d0}.
The goal of the MC-FR operation is to read in an analog voltage proportional
to the decimal value of the data stored in the flash array (ΣW−1n=0 2
ndn). To
enable this the bits are stored horizontally in a page as shown in Fig. 7.3.
Hence, NBL/W words per plane are read in parallel using MC-FR, where
NBL is the number of BLs in a plane.
Figure 7.3 shows the architecture and Fig. 7.4 shows the timing for MC-
FR. During MC-FR, the WL associated with the page being read is set to a
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Figure 7.2: Proposed deep in-memory architecture for SLC NAND flash
(DIMA-F).
voltage Vread, while other WLs in that block are set to voltage Vpass. In the
precharge phase, the gate voltages of all SEL transistors are set to Vpre + Vt
and the gate voltage of PCH transistors is set to Vdd + Vt, charging the BLs
and OUT nodes to approximately Vpre and Vdd, respectively. In the evaluation
phase, PCH transistors are effectively turned off allowing the discharge of the
COUT capacitor. The SEL transistors act as clamp transistors and are pulse
width modulated such that the overall discharge on COUT is proportional to
the decimal value of D. The current through string Is,i ≈ Ion if di = 1 else







7.2.2 Multi-BL and Cross-BL Processing (MBLP and CBLP)
A capacitive multiplier similar to the one introduced in [27, 96] is used here
(see Fig. 7.5). The analog value obtained from MC-FR is multiplied by a
digital number stored in the input/weight buffer. The values from the in-



















   
        
    
Figure 7.3: Architecture of the proposed MC-FR technique for W = 4.
sequence for multiplication is shown in Fig. 7.5. The multiplication pro-
cess involves sequential charge sharing based on the digital inputs pi. The
effective voltage discharge of VM is proportional to the product, ∆VM =∑
i(0.5)
ipi∆VOUT. Multiplier outputs across the plane are charge-shared to
perform an average/addition operation on one of the two CBLP rails based
on the sign of the outputs.
7.3 Evaluation Methodology
In this section, we present behavioral models, energy models, benchmarks
and methodology employed for evaluation of DIMA-F.
7.3.1 Behavioral Models
Behavioral models are required to perform large-scale application-level sim-
ulations. These models need to account for non-idealities such as threshold
voltage variations, read and program disturbance, diffusion, inter-cell inter-
ference (ICI), and back pattern dependency. We propose behavioral models

























Figure 7.4: Timing of the proposed MC-FR technique for W = 4.
tion. These models are able to capture the behavior of NAND flash array at
a string level which is sufficient for application-level simulations. Effective




















Equations (7.1) and (7.2) allow us to estimate the effective string current (Is)








where Ri is the effective resistance of the cell i, VBL is the BL voltage, and
k is the cell being read. While effects such as back-pattern dependencies
are captured by the model, other variations are accounted by modeling the
threshold voltage as a Gaussian random variable (Vt) [128]. Thus, cell re-
sistance and the overall string current during the read operations are also
treated as random variables, Ri, and Is. Hence, the output of the MC-FR is







Vread is chosen to minimize the mean squared error with respect to the ideal
output.
7.3.2 Energy Models
We employ and build upon the energy models proposed in [129]. Energy
consumption during MC-FR is dominated by the energy to charge BLs (EBL),
the energy to toggle WLs (EWL) and the energy dissipation due to the string
currents (Es).
A conventional NAND flash suffers large stall times between page reads due
to the limited speed of the shared I/O bus. The MC-FR technique reduces
the read energy consumption as compared to conventional current sensing.
Here, the lack of stall times prevent BLs from completely discharging be-
tween the consecutive read cycles which reduce EBL. This reduces precharge
times allowing throughput improvements, and reduction of Es. Furthermore,
the lack of stall times between consecutive reads within a block reduces the
number of WL transitions between Vread and Vpass to two, as other WLs need
not be discharged between reads. Thus, the average energy for a page read
of DIMA-F EDIMA-F is
EDIMA-F = EBL + EWL + Es (7.5)
EBL = 0.5NBLCBL∆VBLVdd (7.6)
EWL = CWLVpass(Vpass − Vread)/ηWL (7.7)




















































Ø(p) = 1 if Ø and p are 1  
Read
Figure 7.5: Signed multiplier and associated timing.
where Is,avg is the average string current, CBL and CWL are BL and WL
capacitances, ηWL is the efficiency of the charge pump driving the WLs while
Tpre and Teval are the precharge and evaluation times, respectively.
7.3.3 Benchmarks
DIMA-F is tested over the following applications to demonstrate its benefits.
Linear support vector machine (SVM): Linear SVM is a simple and
widely used classifier, which uses dot product for decisions. We use SVM for
face detection task on the Caltech 101 database [126]. Linear SVM classi-
fication involves computing, y = wTx + b, where w and b are pre-trained
weights and x is the image vector to be classified. The image is classified as
face if y > 0 and as non-face otherwise.
Cross-correlation based detection (CC): Cross-correlation is a useful
metric to measure the similarity between two data vectors. We use CC as a
distance metric in k-nearest neighbor (k-NN) algorithm for face recognition
on Extended Yale B database [127]. It has 2336 test images with 28 classes.
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7.3.4 Simulation Setup
For simulations in this chapter, NAND flash memory in a 32 nm node with
16 kB per pages, 64 pages per block, 3000 blocks per plane and 4 planes
per IC is used. The images under test are scaled to 200×320, where each
pixel is represented in 8-b fixed-point. Additionally, Extended Yale B images
are pre-normalized for the CC based algorithms. Each image is rearranged
into a 64 k pixel vector and stored on 4 pages across 4 planes. Input/weight
buffer stores weights in the case of SVM and reference images in the case
of CC. The dot product outputs are converted into digital domain via 8-b
ADC for post-processing. Simulation methodology is described in Fig. 7.6.
System-level simulations were performed using behavioral models described
in Section 7.3.1 with model parameters obtained from SPICE simulations
of a NAND flash array. Two architectures for a conventional baseline are
considered to demonstrate the benefits of DIMA-F: (a) single NAND IC with
an off-chip processor, and (b) a standard solid state drive (SSD) containing
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Figure 7.7: Detection accuracy Pdet SVM algorithm as a function of threshold
voltage variation.
7.4 Simulation Results
Figures 7.7 and 7.8 show the detection accuracy (Pdet) of DIMA-F as a func-
tion of σVt/∆Vt , where σVt is the variance of the threshold voltage and ∆Vt is
the mean threshold voltage difference between programmed and erased cells.
Peak signal-to-noise ratio (PSNR) of the image read via MC-FR degrades
with increasing threshold voltage variation. The SVM algorithm is more ro-
bust to threshold voltage variation. Threshold voltage variations (σVt/∆Vt)
in a typical NAND flash memory ranges from 0.2 to 0.3. The detection
accuracy of the SVM algorithm is 92% in this range.
Detection accuracy of the CC algorithm is about 88% for Top-1 and in-
creases to 95% for Top-3 case in the σVt/∆Vt range of 0.2 to 0.5, where Top-k
is the accuracy when the correct label is among the top k candidates. The
accuracy improved under the application of k-NN algorithm using CC as the
distance metric. Detection accuracy of at least 92% for k = 3 and 95% for
k = 5 is observed for σVt/∆Vt in the range of 0.2 to 0.4.
7.4.1 Throughput and Energy
The throughput of individual conventional NAND IC is limited by the I/O






































Figure 7.8: Detection accuracy Pdet of CC based k-NN algorithm as a function
of threshold voltage variation.
SSD the throughput is further limited by the PCIe bandwidth of 8GB/s [131].
Since DIMA-F based SSD does not have such I/O limitations, it can read
at a rate of 7.56GB/s/IC. Therefore, a throughput improvement of 9× and



























Figure 7.9: Estimated energy savings in the single IC scenario.
Energy estimates were obtained from models described in Section 7.3.2
with parameters obtained via SPICE simulations. I/O energy is estimated
conservatively such that the device would meet the typical ONFI 4 standard.
We observe that I/O energy is the dominating component of the conventional
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system’s energy consumption. In a single IC scenario, the I/O load is con-
servatively estimated to include the load of a single NAND IC connected
to a bus. However, in an SSD scenario, multiple ICs are connected to the
bus and would proportionally increase the I/O load. Overall 8.3× and 23×
energy savings are achieved compared to the single IC scenario and SSD sce-
nario, respectively. Energy breakdown for the single IC scenario is shown in
Fig. 7.9.
7.5 Conclusions
Scaling trends in memory density and bandwidth suggest that the memory
access problem will get worse over time. In-memory computing provides an
alternative approach to address this problem. In this chapter we propose
DIMA-F, which achieves 8×-to-23× energy savings and 9×-to-15× through-
put improvements by overcoming the I/O barriers on SLC NAND flash mem-
ory. Future work includes extending DIMA-F to MLC NAND flash memories
and other non-volatile memories.
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CHAPTER 8
CONCLUSIONS AND FUTURE RESEARCH
Machine learning (ML) algorithms are increasingly prevalent in various ap-
plications, including embedded-sensor networks and multimedia applications
such as object detection or speech recognition, to process massive data vol-
umes. In particular, ML algorithms on Edge devices would open up numerous
applications that would benefit society. This dissertation is a step towards
enabling these ML algorithms in the Edge devices. One of the many chal-
lenges in doing so is the large computational complexity of ML algorithms,
coupled with the resource constraints of these Edge devices.
This dissertation spans algorithmic, architectural, and circuit solutions
to address this challenge. The key area of focus is mitigating the memory
access energy and throughput bottlenecks that dominate the conventional
digital architecture. In-memory architectures have emerged as an attractive
platform to address memory access costs. This dissertation revolves around
the energy-vs-accuracy trade-offs in in-memory architecture that stem from
their use of mixed-signal computations.
8.1 Summary of Contributions
Our research adopts a cross-layered view of in-memory architectures, where
energy consumption and the SNR of in-memory architecture can be traded
off with each other using parameters that span across the compute stack
from devices, circuits, architectures, and algorithms. The goal is to design
in-memory architectures that meet the system-level accuracy requirements
with minimum energy consumption and latency.
In order to design such a system, we first develop a methodology to re-
duce the precision requirements of DNNs. Then, the system-level trade-
offs between energy and SNR of in-memory architectures are character-
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ized. We also explore ways to enhance energy efficiency by: (a) reducing
the application-level precision requirements or by (b) pushing the limits of
energy-vs-accuracy trade-offs of in-memory architectures via compensation
techniques.
First, an iterative mixed-precision quantization (IMPQ) methodology to
reduce precision requirements of DNNs by allocating precision at kernel-wise
granularity is developed. This problem is challenging due to the sheer number
of possibilities. IMPQ involves iterative cycles of estimating the sensitivity of
kernels, reducing the precision on the least sensitive kernels and retraining.
The effectiveness of IMPQ was studied on compact networks such as ResNet-
20 and MobileNet-V1, where state-of-the-art results were achieved both in
terms of accuracy and effective reduction in precision.
Next, a compositional framework for in-memory architectures was pro-
posed that identifies in-memory architectures as a combination of: (a) three
in-memory compute models (charge accumulation (QA), current accumula-
tion (QA) and charge sharing (QS)); and (b) four mixed-signal arithmetic
decomposition methods (MM, BM, MB, BB) denoting the binarization of
weights and/or activations and partitioning of a multi-bit dot product func-
tionality into analog and digital computations.
This compositional framework is used to analyze and predict the SNR of
the in-memory architectures as a function of various technology, architecture,
and circuit parameters. This analysis enables us to make appropriate design
choices to meet the system-level accuracy and energy requirements. Based
on the analysis, a set of guidelines that designers could use in developing
in-memory architectures was presented.
On-chip learning using stochastic gradient descent to adapt and track vari-
ations in PVT and data statistics is studied. Its benefits were demonstrated
using a 65 nm CMOS IC prototype implementing the SVM-SGD algorithm.
Measurements on the IC show that on-chip learned weights enable accurate
inference in the presence of scaled BL voltage swing, thereby leading to a
2.4× greater energy savings over an off-chip trained DIMA implementation.
Compared to a conventional fixed-function digital architecture with identical
SRAM array, the prototype IC achieves up to 21× lower energy and 4.7×
smaller delay leading to a 100× reduction in the EDP.
Single-Write In-memory Program-vErify (SWIPE) was proposed to ad-
dress the impact of device variability in crossbar memories that stems from
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spatial variations and cycle-to-cycle (C2C) variations (write noise). SWIPE
achieves accurate bitcell writes for in-memory computing applications via a
single scan of the array, thereby being 5×-to-10× more energy and latency
efficient than program-verify methods.
Finally, deep in-memory architecture for NAND flash (DIMA-F) was pro-
posed to extend in-memory computing to storage class memories. Simula-
tions show that DIMA-F achieves between 8×-to-23× energy savings, 9×-
to-15× throughput gain, and 72×-to-345× improvements in energy-delay
product (EDP) compared to the conventional NAND flash architecture in-
corporating an external digital ASIC for computation.
8.2 Future Research Prospects
In-memory computing is a promising technology to enable artificial intelli-
gence in the devices at the Edge. It is an emerging area of research that re-
quires device, circuit, architecture, and algorithmic innovations. Few promis-
ing research directions include:
Rethinking Memory Hierarchy: Memory hierarchy in modern com-
puters was designed to minimize the latency of memory access, i.e., to address
the von Neumann bottleneck. Since in-memory architectures enable compu-
tations in a variety of memory technologies, numerous possibilities remain
unexplored, and questions need to be answered in relation to the memory
hierarchy. An exciting research direction is to find methods to introduce
computing capability in each memory sub-system in the hierarchy. This may
allow programmers to fetch a function of the data in addition to traditional
load and store operations. If such a system is possible, one could rethink the
memory hierarchy and its organization, as the computation is distributed
across memory sub-systems.
Compute-Driven Memory Technologies: The computational frame-
work presented in this dissertation allows us to predict the SNR and energy
consumption of in-memory computation. The SNR of in-memory architec-
tures is often limited by device variations. This is because memory designs
primarily optimize storage density and for traditional memory operations.
The compositional framework enables device researchers to identify aspects
of their devices to improve upon in order to facilitate the design of in-memory
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architectures. Furthermore, in-memory computing creates a unique space for
device-architecture co-design that can result in orders-of-magnitude improve-
ments in energy-efficiency and computational capabilities of computational
platforms.
Architecture-Driven Algorithm Design: The computational frame-
work reveals the conditions under which in-memory architectures are able to
maximize their energy efficiency. Parameters such as bit-precision of weights
and inputs, dot product lengths, and SNR requirements play an important
role. Furthermore, data-reuse opportunities and DNN architectures also have
implications on the energy-efficiency of in-memory architectures. A potential
extension would be to expand the methodology in Chapter 2 to search for the
best DNN for in-memory architectures. AutoML techniques such as Neural
Architecture Search [132] can also be employed for this purpose.
Applications beyond Machine Learning: Machine learning is an at-
tractive workload for in-memory architectures due to their ability to tolerate
noise and non-idealities. However, memory access challenges exist in numer-
ous other workloads beyond machine learning, such as those in statistical sig-
nal processing. Extending in-memory architectures to such workloads comes
with its challenges. Examples of such applications include synthetic aper-
ture radar (SAR) processing [133], simultaneous localization and mapping
(SLAM) [134], and communication systems. Key challenges here are: (a)
higher precision requirements, and (b) availability of efficient signal process-
ing algorithms for digital architectures.
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